mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
d49cb60862
Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433 llvm-svn: 371608
157 lines
6.3 KiB
YAML
157 lines
6.3 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=NO_AVX512VL --check-prefix=NO_AVX512F --check-prefix=SSE
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=NO_AVX512VL --check-prefix=NO_AVX512F --check-prefix=AVX
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=NO_AVX512VL --check-prefix=AVX512ALL --check-prefix=AVX512F
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -mattr=+avx512f -mattr=+avx512vl -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s --check-prefix=ALL --check-prefix=AVX512ALL --check-prefix=AVX512VL
|
|
--- |
|
|
|
|
define float @test_fdiv_float(float %arg1, float %arg2) {
|
|
%ret = fdiv float %arg1, %arg2
|
|
ret float %ret
|
|
}
|
|
|
|
define double @test_fdiv_double(double %arg1, double %arg2) {
|
|
%ret = fdiv double %arg1, %arg2
|
|
ret double %ret
|
|
}
|
|
|
|
...
|
|
---
|
|
name: test_fdiv_float
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
#
|
|
registers:
|
|
- { id: 0, class: vecr, preferred-register: '' }
|
|
- { id: 1, class: vecr, preferred-register: '' }
|
|
- { id: 2, class: vecr, preferred-register: '' }
|
|
- { id: 3, class: vecr, preferred-register: '' }
|
|
- { id: 4, class: vecr, preferred-register: '' }
|
|
- { id: 5, class: vecr, preferred-register: '' }
|
|
liveins:
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
#
|
|
#
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $xmm0, $xmm1
|
|
|
|
; SSE-LABEL: name: test_fdiv_float
|
|
; SSE: [[COPY:%[0-9]+]]:vr128 = COPY $xmm0
|
|
; SSE: [[COPY1:%[0-9]+]]:fr32 = COPY [[COPY]]
|
|
; SSE: [[COPY2:%[0-9]+]]:vr128 = COPY $xmm1
|
|
; SSE: [[COPY3:%[0-9]+]]:fr32 = COPY [[COPY2]]
|
|
; SSE: [[DIVSSrr:%[0-9]+]]:fr32 = DIVSSrr [[COPY1]], [[COPY3]]
|
|
; SSE: [[COPY4:%[0-9]+]]:vr128 = COPY [[DIVSSrr]]
|
|
; SSE: $xmm0 = COPY [[COPY4]]
|
|
; SSE: RET 0, implicit $xmm0
|
|
; AVX-LABEL: name: test_fdiv_float
|
|
; AVX: [[COPY:%[0-9]+]]:vr128 = COPY $xmm0
|
|
; AVX: [[COPY1:%[0-9]+]]:fr32 = COPY [[COPY]]
|
|
; AVX: [[COPY2:%[0-9]+]]:vr128 = COPY $xmm1
|
|
; AVX: [[COPY3:%[0-9]+]]:fr32 = COPY [[COPY2]]
|
|
; AVX: [[VDIVSSrr:%[0-9]+]]:fr32 = VDIVSSrr [[COPY1]], [[COPY3]]
|
|
; AVX: [[COPY4:%[0-9]+]]:vr128 = COPY [[VDIVSSrr]]
|
|
; AVX: $xmm0 = COPY [[COPY4]]
|
|
; AVX: RET 0, implicit $xmm0
|
|
; AVX512F-LABEL: name: test_fdiv_float
|
|
; AVX512F: [[COPY:%[0-9]+]]:vr128x = COPY $xmm0
|
|
; AVX512F: [[COPY1:%[0-9]+]]:fr32x = COPY [[COPY]]
|
|
; AVX512F: [[COPY2:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; AVX512F: [[COPY3:%[0-9]+]]:fr32x = COPY [[COPY2]]
|
|
; AVX512F: [[VDIVSSZrr:%[0-9]+]]:fr32x = VDIVSSZrr [[COPY1]], [[COPY3]]
|
|
; AVX512F: [[COPY4:%[0-9]+]]:vr128x = COPY [[VDIVSSZrr]]
|
|
; AVX512F: $xmm0 = COPY [[COPY4]]
|
|
; AVX512F: RET 0, implicit $xmm0
|
|
; AVX512VL-LABEL: name: test_fdiv_float
|
|
; AVX512VL: [[COPY:%[0-9]+]]:vr128x = COPY $xmm0
|
|
; AVX512VL: [[COPY1:%[0-9]+]]:fr32x = COPY [[COPY]]
|
|
; AVX512VL: [[COPY2:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; AVX512VL: [[COPY3:%[0-9]+]]:fr32x = COPY [[COPY2]]
|
|
; AVX512VL: [[VDIVSSZrr:%[0-9]+]]:fr32x = VDIVSSZrr [[COPY1]], [[COPY3]]
|
|
; AVX512VL: [[COPY4:%[0-9]+]]:vr128x = COPY [[VDIVSSZrr]]
|
|
; AVX512VL: $xmm0 = COPY [[COPY4]]
|
|
; AVX512VL: RET 0, implicit $xmm0
|
|
%2:vecr(s128) = COPY $xmm0
|
|
%0:vecr(s32) = G_TRUNC %2(s128)
|
|
%3:vecr(s128) = COPY $xmm1
|
|
%1:vecr(s32) = G_TRUNC %3(s128)
|
|
%4:vecr(s32) = G_FDIV %0, %1
|
|
%5:vecr(s128) = G_ANYEXT %4(s32)
|
|
$xmm0 = COPY %5(s128)
|
|
RET 0, implicit $xmm0
|
|
|
|
...
|
|
---
|
|
name: test_fdiv_double
|
|
alignment: 16
|
|
legalized: true
|
|
regBankSelected: true
|
|
#
|
|
registers:
|
|
- { id: 0, class: vecr, preferred-register: '' }
|
|
- { id: 1, class: vecr, preferred-register: '' }
|
|
- { id: 2, class: vecr, preferred-register: '' }
|
|
- { id: 3, class: vecr, preferred-register: '' }
|
|
- { id: 4, class: vecr, preferred-register: '' }
|
|
- { id: 5, class: vecr, preferred-register: '' }
|
|
liveins:
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
#
|
|
#
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $xmm0, $xmm1
|
|
|
|
; SSE-LABEL: name: test_fdiv_double
|
|
; SSE: [[COPY:%[0-9]+]]:vr128 = COPY $xmm0
|
|
; SSE: [[COPY1:%[0-9]+]]:fr64 = COPY [[COPY]]
|
|
; SSE: [[COPY2:%[0-9]+]]:vr128 = COPY $xmm1
|
|
; SSE: [[COPY3:%[0-9]+]]:fr64 = COPY [[COPY2]]
|
|
; SSE: [[DIVSDrr:%[0-9]+]]:fr64 = DIVSDrr [[COPY1]], [[COPY3]]
|
|
; SSE: [[COPY4:%[0-9]+]]:vr128 = COPY [[DIVSDrr]]
|
|
; SSE: $xmm0 = COPY [[COPY4]]
|
|
; SSE: RET 0, implicit $xmm0
|
|
; AVX-LABEL: name: test_fdiv_double
|
|
; AVX: [[COPY:%[0-9]+]]:vr128 = COPY $xmm0
|
|
; AVX: [[COPY1:%[0-9]+]]:fr64 = COPY [[COPY]]
|
|
; AVX: [[COPY2:%[0-9]+]]:vr128 = COPY $xmm1
|
|
; AVX: [[COPY3:%[0-9]+]]:fr64 = COPY [[COPY2]]
|
|
; AVX: [[VDIVSDrr:%[0-9]+]]:fr64 = VDIVSDrr [[COPY1]], [[COPY3]]
|
|
; AVX: [[COPY4:%[0-9]+]]:vr128 = COPY [[VDIVSDrr]]
|
|
; AVX: $xmm0 = COPY [[COPY4]]
|
|
; AVX: RET 0, implicit $xmm0
|
|
; AVX512F-LABEL: name: test_fdiv_double
|
|
; AVX512F: [[COPY:%[0-9]+]]:vr128x = COPY $xmm0
|
|
; AVX512F: [[COPY1:%[0-9]+]]:fr64x = COPY [[COPY]]
|
|
; AVX512F: [[COPY2:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; AVX512F: [[COPY3:%[0-9]+]]:fr64x = COPY [[COPY2]]
|
|
; AVX512F: [[VDIVSDZrr:%[0-9]+]]:fr64x = VDIVSDZrr [[COPY1]], [[COPY3]]
|
|
; AVX512F: [[COPY4:%[0-9]+]]:vr128x = COPY [[VDIVSDZrr]]
|
|
; AVX512F: $xmm0 = COPY [[COPY4]]
|
|
; AVX512F: RET 0, implicit $xmm0
|
|
; AVX512VL-LABEL: name: test_fdiv_double
|
|
; AVX512VL: [[COPY:%[0-9]+]]:vr128x = COPY $xmm0
|
|
; AVX512VL: [[COPY1:%[0-9]+]]:fr64x = COPY [[COPY]]
|
|
; AVX512VL: [[COPY2:%[0-9]+]]:vr128x = COPY $xmm1
|
|
; AVX512VL: [[COPY3:%[0-9]+]]:fr64x = COPY [[COPY2]]
|
|
; AVX512VL: [[VDIVSDZrr:%[0-9]+]]:fr64x = VDIVSDZrr [[COPY1]], [[COPY3]]
|
|
; AVX512VL: [[COPY4:%[0-9]+]]:vr128x = COPY [[VDIVSDZrr]]
|
|
; AVX512VL: $xmm0 = COPY [[COPY4]]
|
|
; AVX512VL: RET 0, implicit $xmm0
|
|
%2:vecr(s128) = COPY $xmm0
|
|
%0:vecr(s64) = G_TRUNC %2(s128)
|
|
%3:vecr(s128) = COPY $xmm1
|
|
%1:vecr(s64) = G_TRUNC %3(s128)
|
|
%4:vecr(s64) = G_FDIV %0, %1
|
|
%5:vecr(s128) = G_ANYEXT %4(s64)
|
|
$xmm0 = COPY %5(s128)
|
|
RET 0, implicit $xmm0
|
|
|
|
...
|