mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
d49cb60862
Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433 llvm-svn: 371608
268 lines
7.4 KiB
YAML
268 lines
7.4 KiB
YAML
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
|
|
# RUN: llc -mtriple=x86_64-linux-gnu -run-pass=instruction-select -verify-machineinstrs %s -o - | FileCheck %s
|
|
|
|
--- |
|
|
; ModuleID = 'urem.ll'
|
|
source_filename = "urem.ll"
|
|
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
|
|
|
|
define i8 @test_urem_i8(i8 %arg1, i8 %arg2) {
|
|
%res = urem i8 %arg1, %arg2
|
|
ret i8 %res
|
|
}
|
|
|
|
define i16 @test_urem_i16(i16 %arg1, i16 %arg2) {
|
|
%res = urem i16 %arg1, %arg2
|
|
ret i16 %res
|
|
}
|
|
|
|
define i32 @test_urem_i32(i32 %arg1, i32 %arg2) {
|
|
%res = urem i32 %arg1, %arg2
|
|
ret i32 %res
|
|
}
|
|
|
|
define i64 @test_urem_i64(i64 %arg1, i64 %arg2) {
|
|
%res = urem i64 %arg1, %arg2
|
|
ret i64 %res
|
|
}
|
|
|
|
...
|
|
---
|
|
name: test_urem_i8
|
|
alignment: 16
|
|
exposesReturnsTwice: false
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
failedISel: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gpr, preferred-register: '' }
|
|
- { id: 1, class: gpr, preferred-register: '' }
|
|
- { id: 2, class: gpr, preferred-register: '' }
|
|
- { id: 3, class: gpr, preferred-register: '' }
|
|
- { id: 4, class: gpr, preferred-register: '' }
|
|
liveins:
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
localFrameSize: 0
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $edi, $esi
|
|
|
|
; CHECK-LABEL: name: test_urem_i8
|
|
; CHECK: liveins: $edi, $esi
|
|
; CHECK: [[COPY:%[0-9]+]]:gr32 = COPY $edi
|
|
; CHECK: [[COPY1:%[0-9]+]]:gr8 = COPY [[COPY]].sub_8bit
|
|
; CHECK: [[COPY2:%[0-9]+]]:gr32 = COPY $esi
|
|
; CHECK: [[COPY3:%[0-9]+]]:gr8 = COPY [[COPY2]].sub_8bit
|
|
; CHECK: $ax = MOVZX16rr8 [[COPY1]]
|
|
; CHECK: DIV8r [[COPY3]], implicit-def $al, implicit-def $ah, implicit-def $eflags, implicit $ax
|
|
; CHECK: [[COPY4:%[0-9]+]]:gr8 = COPY $ah
|
|
; CHECK: $al = COPY [[COPY4]]
|
|
; CHECK: RET 0, implicit $al
|
|
%2:gpr(s32) = COPY $edi
|
|
%0:gpr(s8) = G_TRUNC %2(s32)
|
|
%3:gpr(s32) = COPY $esi
|
|
%1:gpr(s8) = G_TRUNC %3(s32)
|
|
%4:gpr(s8) = G_UREM %0, %1
|
|
$al = COPY %4(s8)
|
|
RET 0, implicit $al
|
|
|
|
...
|
|
---
|
|
name: test_urem_i16
|
|
alignment: 16
|
|
exposesReturnsTwice: false
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
failedISel: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gpr, preferred-register: '' }
|
|
- { id: 1, class: gpr, preferred-register: '' }
|
|
- { id: 2, class: gpr, preferred-register: '' }
|
|
- { id: 3, class: gpr, preferred-register: '' }
|
|
- { id: 4, class: gpr, preferred-register: '' }
|
|
liveins:
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
localFrameSize: 0
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $edi, $esi
|
|
|
|
; CHECK-LABEL: name: test_urem_i16
|
|
; CHECK: liveins: $edi, $esi
|
|
; CHECK: [[COPY:%[0-9]+]]:gr32 = COPY $edi
|
|
; CHECK: [[COPY1:%[0-9]+]]:gr16 = COPY [[COPY]].sub_16bit
|
|
; CHECK: [[COPY2:%[0-9]+]]:gr32 = COPY $esi
|
|
; CHECK: [[COPY3:%[0-9]+]]:gr16 = COPY [[COPY2]].sub_16bit
|
|
; CHECK: $ax = COPY [[COPY1]]
|
|
; CHECK: [[MOV32r0_:%[0-9]+]]:gr32 = MOV32r0 implicit-def $eflags
|
|
; CHECK: $dx = COPY [[MOV32r0_]].sub_16bit
|
|
; CHECK: DIV16r [[COPY3]], implicit-def $ax, implicit-def $dx, implicit-def $eflags, implicit $ax, implicit $dx
|
|
; CHECK: [[COPY4:%[0-9]+]]:gr16 = COPY $dx
|
|
; CHECK: $ax = COPY [[COPY4]]
|
|
; CHECK: RET 0, implicit $ax
|
|
%2:gpr(s32) = COPY $edi
|
|
%0:gpr(s16) = G_TRUNC %2(s32)
|
|
%3:gpr(s32) = COPY $esi
|
|
%1:gpr(s16) = G_TRUNC %3(s32)
|
|
%4:gpr(s16) = G_UREM %0, %1
|
|
$ax = COPY %4(s16)
|
|
RET 0, implicit $ax
|
|
|
|
...
|
|
---
|
|
name: test_urem_i32
|
|
alignment: 16
|
|
exposesReturnsTwice: false
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
failedISel: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gpr, preferred-register: '' }
|
|
- { id: 1, class: gpr, preferred-register: '' }
|
|
- { id: 2, class: gpr, preferred-register: '' }
|
|
liveins:
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
localFrameSize: 0
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $edi, $esi
|
|
|
|
; CHECK-LABEL: name: test_urem_i32
|
|
; CHECK: liveins: $edi, $esi
|
|
; CHECK: [[COPY:%[0-9]+]]:gr32 = COPY $edi
|
|
; CHECK: [[COPY1:%[0-9]+]]:gr32 = COPY $esi
|
|
; CHECK: $eax = COPY [[COPY]]
|
|
; CHECK: [[MOV32r0_:%[0-9]+]]:gr32 = MOV32r0 implicit-def $eflags
|
|
; CHECK: $edx = COPY [[MOV32r0_]]
|
|
; CHECK: DIV32r [[COPY1]], implicit-def $eax, implicit-def $edx, implicit-def $eflags, implicit $eax, implicit $edx
|
|
; CHECK: [[COPY2:%[0-9]+]]:gr32 = COPY $edx
|
|
; CHECK: $eax = COPY [[COPY2]]
|
|
; CHECK: RET 0, implicit $eax
|
|
%0:gpr(s32) = COPY $edi
|
|
%1:gpr(s32) = COPY $esi
|
|
%2:gpr(s32) = G_UREM %0, %1
|
|
$eax = COPY %2(s32)
|
|
RET 0, implicit $eax
|
|
|
|
...
|
|
---
|
|
name: test_urem_i64
|
|
alignment: 16
|
|
exposesReturnsTwice: false
|
|
legalized: true
|
|
regBankSelected: true
|
|
selected: false
|
|
failedISel: false
|
|
tracksRegLiveness: true
|
|
registers:
|
|
- { id: 0, class: gpr, preferred-register: '' }
|
|
- { id: 1, class: gpr, preferred-register: '' }
|
|
- { id: 2, class: gpr, preferred-register: '' }
|
|
liveins:
|
|
frameInfo:
|
|
isFrameAddressTaken: false
|
|
isReturnAddressTaken: false
|
|
hasStackMap: false
|
|
hasPatchPoint: false
|
|
stackSize: 0
|
|
offsetAdjustment: 0
|
|
maxAlignment: 0
|
|
adjustsStack: false
|
|
hasCalls: false
|
|
stackProtector: ''
|
|
maxCallFrameSize: 4294967295
|
|
hasOpaqueSPAdjustment: false
|
|
hasVAStart: false
|
|
hasMustTailInVarArgFunc: false
|
|
localFrameSize: 0
|
|
savePoint: ''
|
|
restorePoint: ''
|
|
fixedStack:
|
|
stack:
|
|
constants:
|
|
body: |
|
|
bb.1 (%ir-block.0):
|
|
liveins: $rdi, $rsi
|
|
|
|
; CHECK-LABEL: name: test_urem_i64
|
|
; CHECK: liveins: $rdi, $rsi
|
|
; CHECK: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
|
|
; CHECK: [[COPY1:%[0-9]+]]:gr64 = COPY $rsi
|
|
; CHECK: $rax = COPY [[COPY]]
|
|
; CHECK: [[MOV32r0_:%[0-9]+]]:gr32 = MOV32r0 implicit-def $eflags
|
|
; CHECK: $rdx = SUBREG_TO_REG 0, [[MOV32r0_]], %subreg.sub_32bit
|
|
; CHECK: DIV64r [[COPY1]], implicit-def $rax, implicit-def $rdx, implicit-def $eflags, implicit $rax, implicit $rdx
|
|
; CHECK: [[COPY2:%[0-9]+]]:gr64 = COPY $rdx
|
|
; CHECK: $rax = COPY [[COPY2]]
|
|
; CHECK: RET 0, implicit $rax
|
|
%0:gpr(s64) = COPY $rdi
|
|
%1:gpr(s64) = COPY $rsi
|
|
%2:gpr(s64) = G_UREM %0, %1
|
|
$rax = COPY %2(s64)
|
|
RET 0, implicit $rax
|
|
|
|
...
|