mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-18 18:42:46 +02:00
deba7b1d7c
ISD::ROTL/ROTR rotation values are guaranteed to act as a modulo amount, so for power-of-2 bitwidths we only need the lowest bits. Differential Revision: https://reviews.llvm.org/D76201
41 lines
941 B
LLVM
41 lines
941 B
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; Test shortening of NILL to NILF when the result is used as a rotate amount.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Test 32-bit rotate.
|
|
define i32 @f1(i32 %val, i32 %amt) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: nill %r3, 15
|
|
; CHECK-NEXT: rll %r2, %r2, 0(%r3)
|
|
; CHECK-NEXT: br %r14
|
|
%mod = urem i32 %amt, 16
|
|
|
|
%inv = sub i32 32, %mod
|
|
%parta = shl i32 %val, %mod
|
|
%partb = lshr i32 %val, %inv
|
|
|
|
%rotl = or i32 %parta, %partb
|
|
|
|
ret i32 %rotl
|
|
}
|
|
|
|
; Test 64-bit rotate.
|
|
define i64 @f2(i64 %val, i64 %amt) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: # %bb.0:
|
|
; CHECK-NEXT: nill %r3, 31
|
|
; CHECK-NEXT: rllg %r2, %r2, 0(%r3)
|
|
; CHECK-NEXT: br %r14
|
|
%mod = urem i64 %amt, 32
|
|
|
|
%inv = sub i64 64, %mod
|
|
%parta = shl i64 %val, %mod
|
|
%partb = lshr i64 %val, %inv
|
|
|
|
%rotl = or i64 %parta, %partb
|
|
|
|
ret i64 %rotl
|
|
}
|