mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
064cc1a22c
This patch adds a pipeline to support in-order CPUs such as ARM Cortex-A55. In-order pipeline implements a simplified version of Dispatch, Scheduler and Execute stages as a single stage. Entry and Retire stages are common for both in-order and out-of-order pipelines. Differential Revision: https://reviews.llvm.org/D94928
31 lines
666 B
CMake
31 lines
666 B
CMake
add_llvm_component_library(LLVMMCA
|
|
CodeEmitter.cpp
|
|
Context.cpp
|
|
HWEventListener.cpp
|
|
HardwareUnits/HardwareUnit.cpp
|
|
HardwareUnits/LSUnit.cpp
|
|
HardwareUnits/RegisterFile.cpp
|
|
HardwareUnits/ResourceManager.cpp
|
|
HardwareUnits/RetireControlUnit.cpp
|
|
HardwareUnits/Scheduler.cpp
|
|
InstrBuilder.cpp
|
|
Instruction.cpp
|
|
Pipeline.cpp
|
|
Stages/DispatchStage.cpp
|
|
Stages/EntryStage.cpp
|
|
Stages/ExecuteStage.cpp
|
|
Stages/InOrderIssueStage.cpp
|
|
Stages/InstructionTables.cpp
|
|
Stages/MicroOpQueueStage.cpp
|
|
Stages/RetireStage.cpp
|
|
Stages/Stage.cpp
|
|
Support.cpp
|
|
|
|
ADDITIONAL_HEADER_DIRS
|
|
${LLVM_MAIN_INCLUDE_DIR}/llvm/MCA
|
|
|
|
LINK_COMPONENTS
|
|
MC
|
|
Support
|
|
)
|