mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
39 lines
1.6 KiB
TableGen
39 lines
1.6 KiB
TableGen
//=-HexagonScheduleV68.td - HexagonV68 Scheduling Definitions *- tablegen -*-=//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
// ScalarItin and HVXItin contain some old itineraries
|
|
// still used by a handful of instructions. Hopefully, we will be able
|
|
// to get rid of them soon.
|
|
def HexagonV68ItinList : DepScalarItinV68, ScalarItin,
|
|
DepHVXItinV68, HVXItin, PseudoItin {
|
|
list<InstrItinData> ItinList =
|
|
!listconcat(DepScalarItinV68_list, ScalarItin_list,
|
|
DepHVXItinV68_list, HVXItin_list, PseudoItin_list);
|
|
}
|
|
|
|
def HexagonItinerariesV68 :
|
|
ProcessorItineraries<[SLOT0, SLOT1, SLOT2, SLOT3, SLOT_ENDLOOP,
|
|
CVI_ST, CVI_XLANE, CVI_SHIFT, CVI_MPY0, CVI_MPY1,
|
|
CVI_LD, CVI_XLSHF, CVI_MPY01, CVI_ALL,
|
|
CVI_ALL_NOMEM, CVI_ZW],
|
|
[Hex_FWD, HVX_FWD],
|
|
HexagonV68ItinList.ItinList>;
|
|
|
|
def HexagonModelV68 : SchedMachineModel {
|
|
// Max issue per cycle == bundle width.
|
|
let IssueWidth = 4;
|
|
let Itineraries = HexagonItinerariesV68;
|
|
let LoadLatency = 1;
|
|
let CompleteModel = 0;
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Hexagon V68 Resource Definitions -
|
|
//===----------------------------------------------------------------------===//
|