mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
0b832ca92a
As part of the effort to improve AIX support, regression test coverage misses quite a lot for AIX subtarget. This patch adds AIX triple to those don't need extra change, and we can cover more cases in following commits. Reviewed By: steven.zhang Differential Revision: https://reviews.llvm.org/D94159
73 lines
2.8 KiB
LLVM
73 lines
2.8 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr9 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64-ibm-aix-xcoff -vec-extabi -mcpu=pwr9 < %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mtriple=powerpc64le-unknown-linux-gnu -mcpu=pwr9 < %s | FileCheck %s
|
|
|
|
define <8 x i16> @testXXBRH(<8 x i16> %a) {
|
|
; CHECK-LABEL: testXXBRH:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xxbrh 34, 34
|
|
; CHECK-NEXT: blr
|
|
|
|
entry:
|
|
%0 = bitcast <8 x i16> %a to <16 x i8>
|
|
%1 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> <i32 1, i32 0, i32 3, i32 2, i32 5, i32 4, i32 7, i32 6, i32 9, i32 8, i32 11, i32 10, i32 13, i32 12, i32 15, i32 14>
|
|
%2 = bitcast <16 x i8> %1 to <8 x i16>
|
|
ret <8 x i16> %2
|
|
}
|
|
|
|
define <4 x i32> @testXXBRW(<4 x i32> %a) {
|
|
; CHECK-LABEL: testXXBRW:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xxbrw 34, 34
|
|
; CHECK-NEXT: blr
|
|
|
|
entry:
|
|
%0 = bitcast <4 x i32> %a to <16 x i8>
|
|
%1 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> <i32 3, i32 2, i32 1, i32 0, i32 7, i32 6, i32 5, i32 4, i32 11, i32 10, i32 9, i32 8, i32 15, i32 14, i32 13, i32 12>
|
|
%2 = bitcast <16 x i8> %1 to <4 x i32>
|
|
ret <4 x i32> %2
|
|
}
|
|
|
|
define <2 x double> @testXXBRD(<2 x double> %a) {
|
|
; CHECK-LABEL: testXXBRD:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xxbrd 34, 34
|
|
; CHECK-NEXT: blr
|
|
|
|
entry:
|
|
%0 = bitcast <2 x double> %a to <16 x i8>
|
|
%1 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> <i32 7, i32 6, i32 5, i32 4, i32 3, i32 2, i32 1, i32 0, i32 15, i32 14, i32 13, i32 12, i32 11, i32 10, i32 9, i32 8>
|
|
%2 = bitcast <16 x i8> %1 to <2 x double>
|
|
ret <2 x double> %2
|
|
}
|
|
|
|
define <1 x i128> @testXXBRQ(<1 x i128> %a) {
|
|
; CHECK-LABEL: testXXBRQ:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xxbrq 34, 34
|
|
; CHECK-NEXT: blr
|
|
|
|
entry:
|
|
%0 = bitcast <1 x i128> %a to <16 x i8>
|
|
%1 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> <i32 15, i32 14, i32 13, i32 12, i32 11, i32 10, i32 9, i32 8, i32 7, i32 6, i32 5, i32 4, i32 3, i32 2, i32 1, i32 0>
|
|
%2 = bitcast <16 x i8> %1 to <1 x i128>
|
|
ret <1 x i128> %2
|
|
}
|
|
|
|
define <4 x i32> @testXXBRD_With_LogicalOp(<4 x i32> %a, <4 x i32> %b) {
|
|
; CHECK-LABEL: testXXBRD_With_LogicalOp:
|
|
; CHECK: # %bb.0: # %entry
|
|
; CHECK-NEXT: xxland 0, 34, 35
|
|
; CHECK-NEXT: xxbrw 34, 0
|
|
; CHECK-NEXT: blr
|
|
entry:
|
|
%0 = bitcast <4 x i32> %a to <16 x i8>
|
|
%1 = shufflevector <16 x i8> %0, <16 x i8> undef, <16 x i32> <i32 3, i32 2, i32 1, i32 0, i32 7, i32 6, i32 5, i32 4, i32 11, i32 10, i32 9, i32 8, i32 15, i32 14, i32 13, i32 12>
|
|
%2 = bitcast <16 x i8> %1 to <4 x i32>
|
|
%3 = call <4 x i32> @llvm.bswap.v4i32(<4 x i32> %b)
|
|
%4 = and <4 x i32> %2, %3
|
|
ret <4 x i32> %4
|
|
}
|
|
declare <4 x i32> @llvm.bswap.v4i32(<4 x i32>)
|