mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
0b10273a90
The "{=v0}" constraint did not result in the expected error message in the
abscence of the vector facility, because 'v0' matches as a string into the
AnyRegBitRegClass in common code.
This patch adds checks for vector support in case of "{v" and soft-float in
case of "{f" to remedy this.
Review: Ulrich Weigand.
11 lines
338 B
LLVM
11 lines
338 B
LLVM
; RUN: not llc < %s -mtriple=s390x-linux-gnu -mcpu=z13 -mattr=soft-float -O3 2>&1 | FileCheck %s
|
|
;
|
|
; Verify that inline asms cannot use fp/vector registers with soft-float.
|
|
|
|
define <2 x i64> @f1() {
|
|
%ret = call <2 x i64> asm "", "={v0}" ()
|
|
ret <2 x i64> %ret
|
|
}
|
|
|
|
; CHECK: error: couldn't allocate output register for constraint '{v0}'
|