1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/test/MC
Bruno Cardoso Lopes cfbebb3921 - Add AVX form of all SSE2 logical instructions
- Add VEX encoding bits to x86 MRM0r-MRM7r

llvm-svn: 107238
2010-06-30 01:58:37 +00:00
..
AsmParser - Add AVX form of all SSE2 logical instructions 2010-06-30 01:58:37 +00:00
Disassembler Eliminated the classification of control registers into %ecr_ 2010-05-06 20:59:00 +00:00
MachO MC/X86: Add aliases for Jcc variants. 2010-05-27 21:33:19 +00:00