mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
24ba078dcd
The in, out, and sbi/cbi family of instructions seem to require a custom decoder. I'm not exactly sure why and would prefer to convince TableGen to provide the correct decoders for these, but I can't seem to convince it to do so. They simply disassemble without any operands. Differential Revision: https://reviews.llvm.org/D74049
37 lines
1.0 KiB
ArmAsm
37 lines
1.0 KiB
ArmAsm
; RUN: llvm-mc -triple avr -show-encoding < %s | FileCheck %s
|
|
; RUN: llvm-mc -filetype=obj -triple avr < %s | llvm-objdump -d - | FileCheck -check-prefix=CHECK-INST %s
|
|
|
|
|
|
foo:
|
|
|
|
sbic 4, 3
|
|
sbic 6, 2
|
|
sbic 16, 5
|
|
sbic 0, 0
|
|
sbic 31, 0
|
|
sbic 0, 7
|
|
sbic 31, 7
|
|
|
|
sbic foo+1, 1
|
|
|
|
; CHECK: sbic 4, 3 ; encoding: [0x23,0x99]
|
|
; CHECK: sbic 6, 2 ; encoding: [0x32,0x99]
|
|
; CHECK: sbic 16, 5 ; encoding: [0x85,0x99]
|
|
; CHECK: sbic 0, 0 ; encoding: [0x00,0x99]
|
|
; CHECK: sbic 31, 0 ; encoding: [0xf8,0x99]
|
|
; CHECK: sbic 0, 7 ; encoding: [0x07,0x99]
|
|
; CHECK: sbic 31, 7 ; encoding: [0xff,0x99]
|
|
|
|
; CHECK: sbic foo+1, 1 ; encoding: [0bAAAAA001,0x99]
|
|
; CHECK: ; fixup A - offset: 0, value: foo+1, kind: fixup_port5
|
|
|
|
; CHECK-INST: sbic 4, 3
|
|
; CHECK-INST: sbic 6, 2
|
|
; CHECK-INST: sbic 16, 5
|
|
; CHECK-INST: sbic 0, 0
|
|
; CHECK-INST: sbic 31, 0
|
|
; CHECK-INST: sbic 0, 7
|
|
; CHECK-INST: sbic 31, 7
|
|
|
|
; CHECK-INST: sbic 0, 1
|