mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 19:23:23 +01:00
672ab0c74a
Summary: The new stackification backend generates the giant switch statement used to translate instructions to their stackified forms. I did this because it was more interesting than adding all the different vector versions of the various SIMD instructions to the switch statment manually. Reviewers: aardappel, aheejin, dschuff Subscribers: mgorny, sbc100, jgravelle-google, sunfish, jfb, llvm-commits Differential Revision: https://reviews.llvm.org/D51318 llvm-svn: 340781
53 lines
1.2 KiB
CMake
53 lines
1.2 KiB
CMake
set(LLVM_LINK_COMPONENTS Support)
|
|
|
|
add_tablegen(llvm-tblgen LLVM
|
|
AsmMatcherEmitter.cpp
|
|
AsmWriterEmitter.cpp
|
|
AsmWriterInst.cpp
|
|
Attributes.cpp
|
|
CallingConvEmitter.cpp
|
|
CodeEmitterGen.cpp
|
|
CodeGenDAGPatterns.cpp
|
|
CodeGenHwModes.cpp
|
|
CodeGenInstruction.cpp
|
|
CodeGenMapTable.cpp
|
|
CodeGenRegisters.cpp
|
|
CodeGenSchedule.cpp
|
|
CodeGenTarget.cpp
|
|
DAGISelEmitter.cpp
|
|
DAGISelMatcherEmitter.cpp
|
|
DAGISelMatcherGen.cpp
|
|
DAGISelMatcherOpt.cpp
|
|
DAGISelMatcher.cpp
|
|
DFAPacketizerEmitter.cpp
|
|
DisassemblerEmitter.cpp
|
|
FastISelEmitter.cpp
|
|
FixedLenDecoderEmitter.cpp
|
|
GlobalISelEmitter.cpp
|
|
InfoByHwMode.cpp
|
|
InstrInfoEmitter.cpp
|
|
InstrDocsEmitter.cpp
|
|
IntrinsicEmitter.cpp
|
|
OptParserEmitter.cpp
|
|
PredicateExpander.cpp
|
|
PseudoLoweringEmitter.cpp
|
|
RISCVCompressInstEmitter.cpp
|
|
RegisterBankEmitter.cpp
|
|
RegisterInfoEmitter.cpp
|
|
SDNodeProperties.cpp
|
|
SearchableTableEmitter.cpp
|
|
SubtargetEmitter.cpp
|
|
SubtargetFeatureInfo.cpp
|
|
TableGen.cpp
|
|
Types.cpp
|
|
X86DisassemblerTables.cpp
|
|
X86EVEX2VEXTablesEmitter.cpp
|
|
X86FoldTablesEmitter.cpp
|
|
X86ModRMFilters.cpp
|
|
X86RecognizableInstr.cpp
|
|
WebAssemblyDisassemblerEmitter.cpp
|
|
WebAssemblyStackifierEmitter.cpp
|
|
CTagsEmitter.cpp
|
|
)
|
|
set_target_properties(llvm-tblgen PROPERTIES FOLDER "Tablegenning")
|