RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 05:23:45 +02:00
Code Issues Projects Releases Wiki Activity
e0fc91243e
llvm-mirror/test/MC/AMDGPU
History
Matt Arsenault c2c2a10170 AMDGPU: Fix handling of 16-bit immediates 
Since 32-bit instructions with 32-bit input immediate behavior
are used to materialize 16-bit constants in 32-bit registers
for 16-bit instructions, determining the legality based
on the size is incorrect. Change operands to have the size
specified in the type.

Also adds a workaround for a disassembler bug that
produces an immediate MCOperand for an operand that
is supposed to be OPERAND_REGISTER.

The assembler appears to accept out of bounds immediates and
truncates them, but this seems to be an issue for 32-bit
already.

llvm-svn: 289306
2016-12-10 00:39:12 +00:00
..
regression [AMDGPU][mc] Add regression tests for Bug 28168 2016-09-20 11:58:40 +00:00
buffer_wbinv1l_vol_vi.s
ds-err.s
ds.s [AMDGPU][mc] Fix ds_min/max[_rtn]_f32 - extra source operand removed. 2016-10-21 14:49:22 +00:00
exp-err.s AMDGPU: Assembler support for exp 2016-12-05 20:42:41 +00:00
exp.s AMDGPU: Assembler support for exp 2016-12-05 20:42:41 +00:00
expressions.s
flat-scratch.s
flat.s
hsa_code_object_isa_noargs.s
hsa-exp.s [AMDGPU] Assembler: rename amd_kernel_code_t asm names according to spec 2016-09-09 10:08:02 +00:00
hsa-text.s
hsa.s [AMDGPU] Assembler: rename amd_kernel_code_t asm names according to spec 2016-09-09 10:08:02 +00:00
labels-branch.s [AMDGPU] Disassembler: print label names in branch instructions 2016-10-06 13:46:08 +00:00
lit.local.cfg
literal16-err.s AMDGPU: Fix handling of 16-bit immediates 2016-12-10 00:39:12 +00:00
literal16.s AMDGPU: Fix handling of 16-bit immediates 2016-12-10 00:39:12 +00:00
literals.s AMDGPU: Fix formatting of 1/2pi immediate 2016-11-15 00:04:33 +00:00
macro-examples.s
max-branch-distance.s
mimg.s
mubuf.s [AMDGPU][mc] Add support for buffer_load_dwordx3, buffer_store_dwordx3. 2016-10-07 15:53:16 +00:00
out-of-range-registers.s
reg-syntax-extra.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
reloc.s [AMDGPU] Add 32-bit lo/hi got and pc relative variant kinds and emit appropriate relocations 2016-10-14 04:21:32 +00:00
smem-err.s AMDGPU: Disallow exec as SMEM instruction operand 2016-11-29 19:39:53 +00:00
smem.s AMDGPU: Allow TBA, TMA, TTMP* registers with SMEM instructions 2016-12-09 17:49:11 +00:00
smrd-err.s AMDGPU: Add definitions for scalar store instructions 2016-10-28 21:55:15 +00:00
smrd.s AMDGPU: Allow TBA, TMA, TTMP* registers with SMEM instructions 2016-12-09 17:49:11 +00:00
sop1-err.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
sop1.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sop2.s
sopc-err.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sopc.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
sopk-err.s
sopk.s
sopp-err.s
sopp.s AMDGPU: Add instruction definitions for VGPR indexing 2016-10-12 18:00:51 +00:00
symbol_special.s [AMDGPU][mc] Improve test of special asm symbols. 2016-11-02 17:45:58 +00:00
trap.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop1.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop2-err.s
vop2.s AMDGPU: Fix handling of 16-bit immediates 2016-12-10 00:39:12 +00:00
vop3-convert.s AMDGPU] Assembler: better support for immediate literals in assembler. 2016-09-09 14:44:04 +00:00
vop3-errs.s AMDGPU : Fix mqsad_u32_u8 instruction incorrect data type. 2016-09-09 19:31:51 +00:00
vop3-vop1-nosrc.s
vop3.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vop_dpp_expr.s [AMDGPU][mc] Add support for absolute expressions in DPP modifiers. 2016-09-22 11:47:21 +00:00
vop_dpp.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vop_sdwa.s [AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h 2016-10-07 14:46:06 +00:00
vopc-errs.s
vopc.s