mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
4251a6ded6
Just fallback for now. Really tablegen needs to generate all of the subregister index handling we need.
40 lines
1.6 KiB
YAML
40 lines
1.6 KiB
YAML
# RUN: llc -march=amdgcn -mcpu=gfx900 -run-pass=instruction-select -global-isel-abort=2 -pass-remarks-missed='gisel*' -verify-machineinstrs -o /dev/null %s 2>&1 | FileCheck -check-prefix=ERR %s
|
|
|
|
# ERR: remark: <unknown>:0:0: cannot select: %3:sgpr(<4 x s16>) = G_INSERT %0:sgpr, %2:sgpr(s16), 0 (in function: insert_sgpr_s16_to_v4s16_offset0)
|
|
# ERR-NEXT: remark: <unknown>:0:0: cannot select: %2:sgpr(<16 x s32>) = G_INSERT %0:sgpr, %1:sgpr(<8 x s32>), 0 (in function: insert_sgpr_v8s32_to_v16s32_offset0)
|
|
# ERR-NOT: remark
|
|
|
|
# FIXME: This 16-bit insert source should not be legal and this test
|
|
# should be deleted
|
|
---
|
|
name: insert_sgpr_s16_to_v4s16_offset0
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1, $sgpr2
|
|
%0:sgpr(<4 x s16>) = COPY $sgpr0_sgpr1
|
|
%1:sgpr(s32) = COPY $sgpr2
|
|
%2:sgpr(s16) = G_TRUNC %1
|
|
%3:sgpr(<4 x s16>) = G_INSERT %0, %2, 0
|
|
S_ENDPGM 0, implicit %3
|
|
|
|
...
|
|
|
|
# getSubRegFromChannel current does not handle cases > 128-bits
|
|
---
|
|
name: insert_sgpr_v8s32_to_v16s32_offset0
|
|
legalized: true
|
|
regBankSelected: true
|
|
|
|
body: |
|
|
bb.0:
|
|
liveins: $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15, $sgpr16_sgpr17_sgpr18_sgpr19_sgpr20_sgpr21_sgpr22_sgpr23
|
|
%0:sgpr(<16 x s32>) = COPY $sgpr0_sgpr1_sgpr2_sgpr3_sgpr4_sgpr5_sgpr6_sgpr7_sgpr8_sgpr9_sgpr10_sgpr11_sgpr12_sgpr13_sgpr14_sgpr15
|
|
%1:sgpr(<8 x s32>) = COPY $sgpr16_sgpr17_sgpr18_sgpr19_sgpr20_sgpr21_sgpr22_sgpr23
|
|
%2:sgpr(<16 x s32>) = G_INSERT %0, %1, 0
|
|
S_ENDPGM 0, implicit %2
|
|
|
|
...
|