1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 04:52:54 +02:00
llvm-mirror/test/CodeGen
Chandler Carruth 263be0967a [x86] Make the retpoline thunk insertion a machine function pass.
Summary:
This removes the need for a machine module pass using some deeply
questionable hacks. This should address PR36123 which is a case where in
full LTO the memory usage of a machine module pass actually ended up
being significant.

We should revert this on trunk as soon as we understand and fix the
memory usage issue, but we should include this in any backports of
retpolines themselves.

Reviewers: echristo, MatzeB

Subscribers: sanjoy, mcrosier, mehdi_amini, hiraditya, llvm-commits

Differential Revision: https://reviews.llvm.org/D42726

llvm-svn: 323915
2018-01-31 20:56:37 +00:00
..
AArch64 [MachineOutliner] Freeze registers in new functions 2018-01-31 20:15:16 +00:00
AMDGPU AMDGPU: Fold inline offset for loads properly in moveToVALU on GFX9 2018-01-31 20:18:11 +00:00
ARC
ARM [ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations 2018-01-31 13:20:10 +00:00
AVR
BPF
Generic
Hexagon [Hexagon] Implement HVX codegen for vector shifts 2018-01-31 20:49:24 +00:00
Inputs
Lanai
Mips [mips] Fix incorrect sign extension for fpowi libcall 2018-01-30 16:24:10 +00:00
MIR
MSP430
Nios2
NVPTX
PowerPC [PowerPC] Return true in enableMultipleCopyHints(). 2018-01-31 09:26:51 +00:00
RISCV
SPARC [Sparc] Account for bias in stack readjustment 2018-01-29 12:10:32 +00:00
SystemZ [SystemZ] Check the bitwidth before calling isInt/isUInt. 2018-01-31 12:41:25 +00:00
Thumb [ARM] Lower lower saturate to 0 and lower saturate to -1 using bit-operations 2018-01-31 13:20:10 +00:00
Thumb2
WebAssembly [SelectionDAG]: Ignore "returned" in the presence of an implicit sret. 2018-01-30 00:14:40 +00:00
WinCFGuard
WinEH
X86 [x86] Make the retpoline thunk insertion a machine function pass. 2018-01-31 20:56:37 +00:00
XCore