.. |
AArch64
|
NFC][CodeGen][X86][AArch64] Tests for bit extract (pat. a/c/d) with trunc (PR36419)
|
2018-12-22 10:38:05 +00:00 |
AMDGPU
|
[AMDGPU] Regenerate i64 shift tests.
|
2018-12-26 12:09:10 +00:00 |
ARC
|
|
|
ARM
|
[ARM] Set Defs = [CPSR] for COPY_STRUCT_BYVAL, as it clobbers CPSR.
|
2018-12-21 18:07:10 +00:00 |
AVR
|
|
|
BPF
|
[BPF] Generate BTF DebugInfo under BPF target
|
2018-12-19 16:40:25 +00:00 |
Generic
|
|
|
Hexagon
|
[DAGCombiner] allow narrowing of add followed by truncate
|
2018-12-22 17:10:31 +00:00 |
Inputs
|
|
|
Lanai
|
[Targets] Add errors for tiny and kernel codemodel on targets that don't support them
|
2018-12-07 12:10:23 +00:00 |
Mips
|
[MIPS GlobalISel] Select G_SELECT
|
2018-12-25 14:42:30 +00:00 |
MIR
|
[Dwarf/AArch64] Return address signing B key dwarf support
|
2018-12-21 10:45:08 +00:00 |
MSP430
|
|
|
Nios2
|
|
|
NVPTX
|
[NVPTX] Allow libcalls that are defined in the current module.
|
2018-12-26 19:12:31 +00:00 |
PowerPC
|
[PowerPC] handle ISD:TRUNCATE in BitPermutationSelector
|
2018-12-28 08:00:39 +00:00 |
RISCV
|
[RISCV] Add support for the various RISC-V FMA instruction variants
|
2018-12-13 10:49:05 +00:00 |
SPARC
|
[Sparc] Use float register for integer constrained with "f" in inline asm
|
2018-12-13 15:13:29 +00:00 |
SystemZ
|
[SystemZ] Make better use of VLLEZ
|
2018-12-20 13:05:03 +00:00 |
Thumb
|
[ARM] Complete the Thumb1 shift+and->shift+shift transforms.
|
2018-12-20 23:39:54 +00:00 |
Thumb2
|
|
|
WebAssembly
|
[WebAssembly] Fix invalid machine instrs in -O0, verify in tests
|
2018-12-21 06:58:15 +00:00 |
WinCFGuard
|
|
|
WinEH
|
|
|
X86
|
[X86] Add test case from PR38217. NFC
|
2018-12-29 07:14:30 +00:00 |
XCore
|
[Targets] Add errors for tiny and kernel codemodel on targets that don't support them
|
2018-12-07 12:10:23 +00:00 |