mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 12:41:49 +01:00
cd4ff3e8fc
output As part of the unification of the debug format and the MIR format, always use `printReg` to print all kinds of registers. Updated the tests using '_' instead of '%noreg' until we decide which one we want to be the default one. Differential Revision: https://reviews.llvm.org/D40421 llvm-svn: 319445
27 lines
752 B
LLVM
27 lines
752 B
LLVM
; RUN: llc -mtriple=i686-- -mcpu=i486 -o - %s | FileCheck %s
|
|
|
|
; Main test here was that ISelDAG could cope with a MachineNode in the chain
|
|
; from the first load to the "X86ISD::SUB". Previously it thought that meant no
|
|
; cycle could be formed so it tried to use "sub (%eax), [[RHS]]".
|
|
|
|
define void @gst_atomic_queue_push(i32* %addr) {
|
|
; CHECK-LABEL: gst_atomic_queue_push:
|
|
; CHECK: movl (%eax), [[LHS:%e[a-z]+]]
|
|
; CHECK: lock orl
|
|
; CHECK: movl (%eax), [[RHS:%e[a-z]+]]
|
|
; CHECK: cmpl [[LHS]], [[RHS]]
|
|
|
|
entry:
|
|
br label %while.body
|
|
|
|
while.body:
|
|
%0 = load volatile i32, i32* %addr, align 4
|
|
fence seq_cst
|
|
%1 = load volatile i32, i32* %addr, align 4
|
|
%cmp = icmp sgt i32 %1, %0
|
|
br i1 %cmp, label %while.body, label %if.then
|
|
|
|
if.then:
|
|
ret void
|
|
}
|