mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
849b3a7299
According to the SystemZ ABI, 128-bit integer types should be passed and returned via implicit reference. However, this is not currently implemented at the LLVM IR level for the i128 type. This does not matter when compiling C/C++ code, since clang will implement the implicit reference itself. However, it turns out that when calling libgcc helper routines operating on 128-bit integers, LLVM will use i128 argument and return value types; the resulting code is not compatible with the ABI used in libgcc, leading to crashes (see PR26559). This should be simple to fix, except that i128 currently is not even a legal type for the SystemZ back end. Therefore, common code will already split arguments and return values into multiple parts. The bulk of this patch therefore consists of detecting such parts, and correctly handling passing via implicit reference of a value split into multiple parts. If at some time in the future, i128 becomes a legal type, this code can be removed again. This fixes PR26559. llvm-svn: 261325
51 lines
1.5 KiB
LLVM
51 lines
1.5 KiB
LLVM
; Test incoming i128 arguments.
|
|
;
|
|
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
|
|
|
|
; Do some arithmetic so that we can see the register being used.
|
|
define void @f1(i128 *%r2, i16 %r3, i32 %r4, i64 %r5, i128 %r6) {
|
|
; CHECK-LABEL: f1:
|
|
; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8(%r6)
|
|
; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0(%r6)
|
|
; CHECK: algr [[REGL]], [[REGL]]
|
|
; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
|
|
; CHECK-DAG: stg [[REGL]], 8(%r2)
|
|
; CHECK-DAG: stg [[REGH]], 0(%r2)
|
|
; CHECK: br %r14
|
|
%y = add i128 %r6, %r6
|
|
store i128 %y, i128 *%r2
|
|
ret void
|
|
}
|
|
|
|
; Test a case where the i128 address is passed on the stack.
|
|
define void @f2(i128 *%r2, i16 %r3, i32 %r4, i64 %r5,
|
|
i128 %r6, i64 %s1, i64 %s2, i128 %s4) {
|
|
; CHECK-LABEL: f2:
|
|
; CHECK: lg [[ADDR:%r[1-5]+]], 176(%r15)
|
|
; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8([[ADDR]])
|
|
; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0([[ADDR]])
|
|
; CHECK: algr [[REGL]], [[REGL]]
|
|
; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
|
|
; CHECK-DAG: stg [[REGL]], 8(%r2)
|
|
; CHECK-DAG: stg [[REGH]], 0(%r2)
|
|
; CHECK: br %r14
|
|
%y = add i128 %s4, %s4
|
|
store i128 %y, i128 *%r2
|
|
ret void
|
|
}
|
|
|
|
; Explicit i128 return values are likewise passed indirectly.
|
|
define i128 @f14(i128 %r3) {
|
|
; CHECK-LABEL: f14:
|
|
; CHECK-DAG: lg [[REGL:%r[0-5]+]], 8(%r3)
|
|
; CHECK-DAG: lg [[REGH:%r[0-5]+]], 0(%r3)
|
|
; CHECK: algr [[REGL]], [[REGL]]
|
|
; CHECK-NEXT: alcgr [[REGH]], [[REGH]]
|
|
; CHECK-DAG: stg [[REGL]], 8(%r2)
|
|
; CHECK-DAG: stg [[REGH]], 0(%r2)
|
|
; CHECK: br %r14
|
|
%y = add i128 %r3, %r3
|
|
ret i128 %y
|
|
}
|
|
|