mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
3add36fb90
Third time's the charm? The previous attempt (r265345) caused ASan test failures on X86, as broken CFI caused stack traces to not work. This version of the patch makes sure not to merge with stack adjustments that have CFI, and to not add merged instructions' offests to the CFI about to be generated. This is already covered by the lit tests; I just got the expectations wrong previously. llvm-svn: 265623
68 lines
2.0 KiB
LLVM
68 lines
2.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by update_test_checks.py
|
|
; RUN: llc -mtriple=i386-apple-darwin -mcpu=yonah < %s | FileCheck %s
|
|
|
|
declare void @llvm.memset.i32(i8*, i8, i32, i32) nounwind
|
|
|
|
define fastcc void @t1() nounwind {
|
|
; CHECK-LABEL: t1:
|
|
; CHECK: ## BB#0: ## %entry
|
|
; CHECK-NEXT: subl $16, %esp
|
|
; CHECK-NEXT: pushl $188
|
|
; CHECK-NEXT: pushl $0
|
|
; CHECK-NEXT: pushl $0
|
|
; CHECK-NEXT: calll L_memset$stub
|
|
; CHECK-NEXT: addl $16, %esp
|
|
;
|
|
entry:
|
|
call void @llvm.memset.p0i8.i32(i8* null, i8 0, i32 188, i32 1, i1 false)
|
|
unreachable
|
|
}
|
|
|
|
define fastcc void @t2(i8 signext %c) nounwind {
|
|
; CHECK-LABEL: t2:
|
|
; CHECK: ## BB#0: ## %entry
|
|
; CHECK-NEXT: subl $12, %esp
|
|
; CHECK-NEXT: movl %ecx, {{[0-9]+}}(%esp)
|
|
; CHECK-NEXT: movl $76, {{[0-9]+}}(%esp)
|
|
; CHECK-NEXT: calll L_memset$stub
|
|
;
|
|
entry:
|
|
call void @llvm.memset.p0i8.i32(i8* undef, i8 %c, i32 76, i32 1, i1 false)
|
|
unreachable
|
|
}
|
|
|
|
declare void @llvm.memset.p0i8.i32(i8* nocapture, i8, i32, i32, i1) nounwind
|
|
|
|
define void @t3(i8* nocapture %s, i8 %a) nounwind {
|
|
; CHECK-LABEL: t3:
|
|
; CHECK: ## BB#0: ## %entry
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; CHECK-NEXT: movzbl {{[0-9]+}}(%esp), %ecx
|
|
; CHECK-NEXT: imull $16843009, %ecx, %ecx ## imm = 0x1010101
|
|
; CHECK-NEXT: movl %ecx, 4(%eax)
|
|
; CHECK-NEXT: movl %ecx, (%eax)
|
|
; CHECK-NEXT: retl
|
|
;
|
|
entry:
|
|
tail call void @llvm.memset.p0i8.i32(i8* %s, i8 %a, i32 8, i32 1, i1 false)
|
|
ret void
|
|
}
|
|
|
|
define void @t4(i8* nocapture %s, i8 %a) nounwind {
|
|
; CHECK-LABEL: t4:
|
|
; CHECK: ## BB#0: ## %entry
|
|
; CHECK-NEXT: movl {{[0-9]+}}(%esp), %eax
|
|
; CHECK-NEXT: movzbl {{[0-9]+}}(%esp), %ecx
|
|
; CHECK-NEXT: imull $16843009, %ecx, %ecx ## imm = 0x1010101
|
|
; CHECK-NEXT: movl %ecx, 8(%eax)
|
|
; CHECK-NEXT: movl %ecx, 4(%eax)
|
|
; CHECK-NEXT: movl %ecx, (%eax)
|
|
; CHECK-NEXT: movw %cx, 12(%eax)
|
|
; CHECK-NEXT: movb %cl, 14(%eax)
|
|
; CHECK-NEXT: retl
|
|
;
|
|
entry:
|
|
tail call void @llvm.memset.p0i8.i32(i8* %s, i8 %a, i32 15, i32 1, i1 false)
|
|
ret void
|
|
}
|