1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 19:12:56 +02:00
llvm-mirror/test/CodeGen
Sam Parker c7c267ed61 [ARM] Revert r337821
Re-enabling ARMCodeGenPrepare by default after failing to reproduce
the bootstrap issues that I was concerned it was causing.

llvm-svn: 338354
2018-07-31 09:04:14 +00:00
..
AArch64 [AArch64][GlobalISel] Add isel support for G_BLOCK_ADDR. 2018-07-31 00:09:02 +00:00
AMDGPU AMDGPU: Reduce code size with fcanonicalize (fneg x) 2018-07-30 12:16:58 +00:00
ARC
ARM [ARM] Revert r337821 2018-07-31 09:04:14 +00:00
AVR
BPF bpf: add missing RegState to notify MachineInstr verifier necessary register usage 2018-07-27 16:58:52 +00:00
Generic
Hexagon [Hexagon] Simplify A4_rcmp[n]eqi R, 0 2018-07-30 14:28:02 +00:00
Inputs
Lanai
Mips [DAGCombiner] Teach DAG combiner that A-(B-C) can be folded to A+(C-B) 2018-07-28 00:27:25 +00:00
MIR [DebugInfo][X86] Add start-after flags to MIR tests 2018-07-12 14:36:48 +00:00
MSP430
Nios2
NVPTX finish: [FileCheck] Add -allow-deprecated-dag-overlap to failing llvm tests 2018-07-11 20:31:51 +00:00
PowerPC [DAGCombiner] transform sub-of-shifted-signbit to add 2018-07-30 22:21:37 +00:00
RISCV [RISCV] Fixed test case failure due to r338047 2018-07-31 00:36:28 +00:00
SPARC Regenerate remainder test. 2018-07-20 13:14:29 +00:00
SystemZ [SystemZ] Test case formatting fixes 2018-07-20 12:12:10 +00:00
Thumb [ARM] Prefer lsls+lsrs over lsls+ands or lsrs+ands in Thumb1. 2018-07-25 18:22:22 +00:00
Thumb2 [ARM] Treat cmn immediates as legal in isLegalICmpImmediate. 2018-07-10 23:44:37 +00:00
WebAssembly Revert "[WebAssembly] Added default stack-only instruction mode for MC." 2018-07-27 23:19:51 +00:00
WinCFGuard
WinEH
X86 [X86] Stop accidentally running the Bonnell LEA fixup path on Goldmont. 2018-07-31 00:43:54 +00:00
XCore [DAGCombiner] extend(ifpositive(X)) -> shift-right (not X) 2018-07-15 16:27:07 +00:00