mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-22 18:54:02 +01:00
76aa82a7df
If the constants have a difference of 1 we can convert one to the other by adding or subtracting the condition. We have a DAG combine for this, but it only runs before type legalization. If the select is introduced later during type legalization or op legalization we will miss it. We don't need a specific condition, but some conditions are harder to materialize than others on RISCV. I know that SETLT will be a single instruction and it is what is used by the motivating pattern from signed saturating add/sub. Differential Revision: https://reviews.llvm.org/D99021
437 lines
13 KiB
LLVM
437 lines
13 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m | FileCheck %s --check-prefix=RV32I
|
|
; RUN: llc < %s -mtriple=riscv64 -mattr=+m | FileCheck %s --check-prefix=RV64I
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m,+experimental-zbb | FileCheck %s --check-prefixes=RV32IZbb,RV32IZbbNOZbt
|
|
; RUN: llc < %s -mtriple=riscv64 -mattr=+m,+experimental-zbb | FileCheck %s --check-prefixes=RV64IZbb,RV64IZbbNOZbt
|
|
; RUN: llc < %s -mtriple=riscv32 -mattr=+m,+experimental-zbb,+experimental-zbt | FileCheck %s --check-prefixes=RV32IZbb,RV32IZbbZbt
|
|
; RUN: llc < %s -mtriple=riscv64 -mattr=+m,+experimental-zbb,+experimental-zbt | FileCheck %s --check-prefixes=RV64IZbb,RV64IZbbZbt
|
|
|
|
declare i4 @llvm.sadd.sat.i4(i4, i4)
|
|
declare i8 @llvm.sadd.sat.i8(i8, i8)
|
|
declare i16 @llvm.sadd.sat.i16(i16, i16)
|
|
declare i32 @llvm.sadd.sat.i32(i32, i32)
|
|
declare i64 @llvm.sadd.sat.i64(i64, i64)
|
|
|
|
define i32 @func32(i32 %x, i32 %y, i32 %z) nounwind {
|
|
; RV32I-LABEL: func32:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: mv a3, a0
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: slt a2, a0, a3
|
|
; RV32I-NEXT: slti a1, a1, 0
|
|
; RV32I-NEXT: beq a1, a2, .LBB0_2
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: slti a0, a0, 0
|
|
; RV32I-NEXT: lui a1, 524288
|
|
; RV32I-NEXT: sub a0, a1, a0
|
|
; RV32I-NEXT: .LBB0_2:
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func32:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: sext.w a0, a0
|
|
; RV64I-NEXT: mulw a1, a1, a2
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: lui a1, 524288
|
|
; RV64I-NEXT: addiw a2, a1, -1
|
|
; RV64I-NEXT: bge a0, a2, .LBB0_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: bge a1, a0, .LBB0_4
|
|
; RV64I-NEXT: .LBB0_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB0_3:
|
|
; RV64I-NEXT: mv a0, a2
|
|
; RV64I-NEXT: blt a1, a0, .LBB0_2
|
|
; RV64I-NEXT: .LBB0_4:
|
|
; RV64I-NEXT: lui a0, 524288
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbbNOZbt-LABEL: func32:
|
|
; RV32IZbbNOZbt: # %bb.0:
|
|
; RV32IZbbNOZbt-NEXT: mv a3, a0
|
|
; RV32IZbbNOZbt-NEXT: mul a1, a1, a2
|
|
; RV32IZbbNOZbt-NEXT: add a0, a0, a1
|
|
; RV32IZbbNOZbt-NEXT: slt a2, a0, a3
|
|
; RV32IZbbNOZbt-NEXT: slti a1, a1, 0
|
|
; RV32IZbbNOZbt-NEXT: beq a1, a2, .LBB0_2
|
|
; RV32IZbbNOZbt-NEXT: # %bb.1:
|
|
; RV32IZbbNOZbt-NEXT: slti a0, a0, 0
|
|
; RV32IZbbNOZbt-NEXT: lui a1, 524288
|
|
; RV32IZbbNOZbt-NEXT: sub a0, a1, a0
|
|
; RV32IZbbNOZbt-NEXT: .LBB0_2:
|
|
; RV32IZbbNOZbt-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func32:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.w a0, a0
|
|
; RV64IZbb-NEXT: mulw a1, a1, a2
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 524288
|
|
; RV64IZbb-NEXT: addiw a2, a1, -1
|
|
; RV64IZbb-NEXT: min a0, a0, a2
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
;
|
|
; RV32IZbbZbt-LABEL: func32:
|
|
; RV32IZbbZbt: # %bb.0:
|
|
; RV32IZbbZbt-NEXT: mul a1, a1, a2
|
|
; RV32IZbbZbt-NEXT: add a2, a0, a1
|
|
; RV32IZbbZbt-NEXT: slt a0, a2, a0
|
|
; RV32IZbbZbt-NEXT: slti a1, a1, 0
|
|
; RV32IZbbZbt-NEXT: xor a0, a1, a0
|
|
; RV32IZbbZbt-NEXT: slti a1, a2, 0
|
|
; RV32IZbbZbt-NEXT: lui a3, 524288
|
|
; RV32IZbbZbt-NEXT: addi a4, a3, -1
|
|
; RV32IZbbZbt-NEXT: cmov a1, a1, a4, a3
|
|
; RV32IZbbZbt-NEXT: cmov a0, a0, a1, a2
|
|
; RV32IZbbZbt-NEXT: ret
|
|
%a = mul i32 %y, %z
|
|
%tmp = call i32 @llvm.sadd.sat.i32(i32 %x, i32 %a)
|
|
ret i32 %tmp
|
|
}
|
|
|
|
define i64 @func64(i64 %x, i64 %y, i64 %z) nounwind {
|
|
; RV32I-LABEL: func64:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: mv a2, a1
|
|
; RV32I-NEXT: mv a1, a0
|
|
; RV32I-NEXT: add a3, a2, a5
|
|
; RV32I-NEXT: add a0, a0, a4
|
|
; RV32I-NEXT: sltu a1, a0, a1
|
|
; RV32I-NEXT: add a1, a3, a1
|
|
; RV32I-NEXT: xor a3, a2, a1
|
|
; RV32I-NEXT: xor a2, a2, a5
|
|
; RV32I-NEXT: not a2, a2
|
|
; RV32I-NEXT: and a2, a2, a3
|
|
; RV32I-NEXT: bgez a2, .LBB1_2
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: slti a0, a1, 0
|
|
; RV32I-NEXT: lui a2, 524288
|
|
; RV32I-NEXT: sub a2, a2, a0
|
|
; RV32I-NEXT: srai a0, a1, 31
|
|
; RV32I-NEXT: mv a1, a2
|
|
; RV32I-NEXT: .LBB1_2:
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func64:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: mv a1, a0
|
|
; RV64I-NEXT: add a0, a0, a2
|
|
; RV64I-NEXT: slt a1, a0, a1
|
|
; RV64I-NEXT: slti a2, a2, 0
|
|
; RV64I-NEXT: beq a2, a1, .LBB1_2
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: slti a0, a0, 0
|
|
; RV64I-NEXT: addi a1, zero, -1
|
|
; RV64I-NEXT: slli a1, a1, 63
|
|
; RV64I-NEXT: sub a0, a1, a0
|
|
; RV64I-NEXT: .LBB1_2:
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbbNOZbt-LABEL: func64:
|
|
; RV32IZbbNOZbt: # %bb.0:
|
|
; RV32IZbbNOZbt-NEXT: mv a2, a1
|
|
; RV32IZbbNOZbt-NEXT: mv a1, a0
|
|
; RV32IZbbNOZbt-NEXT: add a3, a2, a5
|
|
; RV32IZbbNOZbt-NEXT: add a0, a0, a4
|
|
; RV32IZbbNOZbt-NEXT: sltu a1, a0, a1
|
|
; RV32IZbbNOZbt-NEXT: add a1, a3, a1
|
|
; RV32IZbbNOZbt-NEXT: xor a3, a2, a1
|
|
; RV32IZbbNOZbt-NEXT: xor a2, a2, a5
|
|
; RV32IZbbNOZbt-NEXT: andn a2, a3, a2
|
|
; RV32IZbbNOZbt-NEXT: bgez a2, .LBB1_2
|
|
; RV32IZbbNOZbt-NEXT: # %bb.1:
|
|
; RV32IZbbNOZbt-NEXT: slti a0, a1, 0
|
|
; RV32IZbbNOZbt-NEXT: lui a2, 524288
|
|
; RV32IZbbNOZbt-NEXT: sub a2, a2, a0
|
|
; RV32IZbbNOZbt-NEXT: srai a0, a1, 31
|
|
; RV32IZbbNOZbt-NEXT: mv a1, a2
|
|
; RV32IZbbNOZbt-NEXT: .LBB1_2:
|
|
; RV32IZbbNOZbt-NEXT: ret
|
|
;
|
|
; RV64IZbbNOZbt-LABEL: func64:
|
|
; RV64IZbbNOZbt: # %bb.0:
|
|
; RV64IZbbNOZbt-NEXT: mv a1, a0
|
|
; RV64IZbbNOZbt-NEXT: add a0, a0, a2
|
|
; RV64IZbbNOZbt-NEXT: slt a1, a0, a1
|
|
; RV64IZbbNOZbt-NEXT: slti a2, a2, 0
|
|
; RV64IZbbNOZbt-NEXT: beq a2, a1, .LBB1_2
|
|
; RV64IZbbNOZbt-NEXT: # %bb.1:
|
|
; RV64IZbbNOZbt-NEXT: slti a0, a0, 0
|
|
; RV64IZbbNOZbt-NEXT: addi a1, zero, -1
|
|
; RV64IZbbNOZbt-NEXT: slli a1, a1, 63
|
|
; RV64IZbbNOZbt-NEXT: sub a0, a1, a0
|
|
; RV64IZbbNOZbt-NEXT: .LBB1_2:
|
|
; RV64IZbbNOZbt-NEXT: ret
|
|
;
|
|
; RV32IZbbZbt-LABEL: func64:
|
|
; RV32IZbbZbt: # %bb.0:
|
|
; RV32IZbbZbt-NEXT: add a2, a1, a5
|
|
; RV32IZbbZbt-NEXT: add a3, a0, a4
|
|
; RV32IZbbZbt-NEXT: sltu a0, a3, a0
|
|
; RV32IZbbZbt-NEXT: add a0, a2, a0
|
|
; RV32IZbbZbt-NEXT: slti a2, a0, 0
|
|
; RV32IZbbZbt-NEXT: lui a6, 524288
|
|
; RV32IZbbZbt-NEXT: addi a4, a6, -1
|
|
; RV32IZbbZbt-NEXT: cmov a2, a2, a4, a6
|
|
; RV32IZbbZbt-NEXT: xor a4, a1, a0
|
|
; RV32IZbbZbt-NEXT: xor a1, a1, a5
|
|
; RV32IZbbZbt-NEXT: andn a1, a4, a1
|
|
; RV32IZbbZbt-NEXT: slti a4, a1, 0
|
|
; RV32IZbbZbt-NEXT: cmov a1, a4, a2, a0
|
|
; RV32IZbbZbt-NEXT: srai a0, a0, 31
|
|
; RV32IZbbZbt-NEXT: cmov a0, a4, a0, a3
|
|
; RV32IZbbZbt-NEXT: ret
|
|
;
|
|
; RV64IZbbZbt-LABEL: func64:
|
|
; RV64IZbbZbt: # %bb.0:
|
|
; RV64IZbbZbt-NEXT: add a1, a0, a2
|
|
; RV64IZbbZbt-NEXT: slti a3, a1, 0
|
|
; RV64IZbbZbt-NEXT: addi a4, zero, -1
|
|
; RV64IZbbZbt-NEXT: slli a5, a4, 63
|
|
; RV64IZbbZbt-NEXT: srli a4, a4, 1
|
|
; RV64IZbbZbt-NEXT: cmov a3, a3, a4, a5
|
|
; RV64IZbbZbt-NEXT: slt a0, a1, a0
|
|
; RV64IZbbZbt-NEXT: slti a2, a2, 0
|
|
; RV64IZbbZbt-NEXT: xor a0, a2, a0
|
|
; RV64IZbbZbt-NEXT: cmov a0, a0, a3, a1
|
|
; RV64IZbbZbt-NEXT: ret
|
|
%a = mul i64 %y, %z
|
|
%tmp = call i64 @llvm.sadd.sat.i64(i64 %x, i64 %z)
|
|
ret i64 %tmp
|
|
}
|
|
|
|
define i16 @func16(i16 %x, i16 %y, i16 %z) nounwind {
|
|
; RV32I-LABEL: func16:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 16
|
|
; RV32I-NEXT: srai a0, a0, 16
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 16
|
|
; RV32I-NEXT: srai a1, a1, 16
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: lui a1, 8
|
|
; RV32I-NEXT: addi a1, a1, -1
|
|
; RV32I-NEXT: bge a0, a1, .LBB2_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: lui a1, 1048568
|
|
; RV32I-NEXT: bge a1, a0, .LBB2_4
|
|
; RV32I-NEXT: .LBB2_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB2_3:
|
|
; RV32I-NEXT: mv a0, a1
|
|
; RV32I-NEXT: lui a1, 1048568
|
|
; RV32I-NEXT: blt a1, a0, .LBB2_2
|
|
; RV32I-NEXT: .LBB2_4:
|
|
; RV32I-NEXT: lui a0, 1048568
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func16:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 48
|
|
; RV64I-NEXT: srai a0, a0, 48
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 48
|
|
; RV64I-NEXT: srai a1, a1, 48
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: lui a1, 8
|
|
; RV64I-NEXT: addiw a1, a1, -1
|
|
; RV64I-NEXT: bge a0, a1, .LBB2_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: lui a1, 1048568
|
|
; RV64I-NEXT: bge a1, a0, .LBB2_4
|
|
; RV64I-NEXT: .LBB2_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB2_3:
|
|
; RV64I-NEXT: mv a0, a1
|
|
; RV64I-NEXT: lui a1, 1048568
|
|
; RV64I-NEXT: blt a1, a0, .LBB2_2
|
|
; RV64I-NEXT: .LBB2_4:
|
|
; RV64I-NEXT: lui a0, 1048568
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func16:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: sext.h a0, a0
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: sext.h a1, a1
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: lui a1, 8
|
|
; RV32IZbb-NEXT: addi a1, a1, -1
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: lui a1, 1048568
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func16:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.h a0, a0
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: sext.h a1, a1
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 8
|
|
; RV64IZbb-NEXT: addiw a1, a1, -1
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: lui a1, 1048568
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i16 %y, %z
|
|
%tmp = call i16 @llvm.sadd.sat.i16(i16 %x, i16 %a)
|
|
ret i16 %tmp
|
|
}
|
|
|
|
define i8 @func8(i8 %x, i8 %y, i8 %z) nounwind {
|
|
; RV32I-LABEL: func8:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 24
|
|
; RV32I-NEXT: srai a0, a0, 24
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 24
|
|
; RV32I-NEXT: srai a1, a1, 24
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: addi a1, zero, 127
|
|
; RV32I-NEXT: bge a0, a1, .LBB3_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: addi a1, zero, -128
|
|
; RV32I-NEXT: bge a1, a0, .LBB3_4
|
|
; RV32I-NEXT: .LBB3_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB3_3:
|
|
; RV32I-NEXT: addi a0, zero, 127
|
|
; RV32I-NEXT: addi a1, zero, -128
|
|
; RV32I-NEXT: blt a1, a0, .LBB3_2
|
|
; RV32I-NEXT: .LBB3_4:
|
|
; RV32I-NEXT: addi a0, zero, -128
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func8:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 56
|
|
; RV64I-NEXT: srai a0, a0, 56
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 56
|
|
; RV64I-NEXT: srai a1, a1, 56
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: addi a1, zero, 127
|
|
; RV64I-NEXT: bge a0, a1, .LBB3_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: addi a1, zero, -128
|
|
; RV64I-NEXT: bge a1, a0, .LBB3_4
|
|
; RV64I-NEXT: .LBB3_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB3_3:
|
|
; RV64I-NEXT: addi a0, zero, 127
|
|
; RV64I-NEXT: addi a1, zero, -128
|
|
; RV64I-NEXT: blt a1, a0, .LBB3_2
|
|
; RV64I-NEXT: .LBB3_4:
|
|
; RV64I-NEXT: addi a0, zero, -128
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func8:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: sext.b a0, a0
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: sext.b a1, a1
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: addi a1, zero, 127
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: addi a1, zero, -128
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func8:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: sext.b a0, a0
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: sext.b a1, a1
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: addi a1, zero, 127
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: addi a1, zero, -128
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i8 %y, %z
|
|
%tmp = call i8 @llvm.sadd.sat.i8(i8 %x, i8 %a)
|
|
ret i8 %tmp
|
|
}
|
|
|
|
define i4 @func4(i4 %x, i4 %y, i4 %z) nounwind {
|
|
; RV32I-LABEL: func4:
|
|
; RV32I: # %bb.0:
|
|
; RV32I-NEXT: slli a0, a0, 28
|
|
; RV32I-NEXT: srai a0, a0, 28
|
|
; RV32I-NEXT: mul a1, a1, a2
|
|
; RV32I-NEXT: slli a1, a1, 28
|
|
; RV32I-NEXT: srai a1, a1, 28
|
|
; RV32I-NEXT: add a0, a0, a1
|
|
; RV32I-NEXT: addi a1, zero, 7
|
|
; RV32I-NEXT: bge a0, a1, .LBB4_3
|
|
; RV32I-NEXT: # %bb.1:
|
|
; RV32I-NEXT: addi a1, zero, -8
|
|
; RV32I-NEXT: bge a1, a0, .LBB4_4
|
|
; RV32I-NEXT: .LBB4_2:
|
|
; RV32I-NEXT: ret
|
|
; RV32I-NEXT: .LBB4_3:
|
|
; RV32I-NEXT: addi a0, zero, 7
|
|
; RV32I-NEXT: addi a1, zero, -8
|
|
; RV32I-NEXT: blt a1, a0, .LBB4_2
|
|
; RV32I-NEXT: .LBB4_4:
|
|
; RV32I-NEXT: addi a0, zero, -8
|
|
; RV32I-NEXT: ret
|
|
;
|
|
; RV64I-LABEL: func4:
|
|
; RV64I: # %bb.0:
|
|
; RV64I-NEXT: slli a0, a0, 60
|
|
; RV64I-NEXT: srai a0, a0, 60
|
|
; RV64I-NEXT: mul a1, a1, a2
|
|
; RV64I-NEXT: slli a1, a1, 60
|
|
; RV64I-NEXT: srai a1, a1, 60
|
|
; RV64I-NEXT: add a0, a0, a1
|
|
; RV64I-NEXT: addi a1, zero, 7
|
|
; RV64I-NEXT: bge a0, a1, .LBB4_3
|
|
; RV64I-NEXT: # %bb.1:
|
|
; RV64I-NEXT: addi a1, zero, -8
|
|
; RV64I-NEXT: bge a1, a0, .LBB4_4
|
|
; RV64I-NEXT: .LBB4_2:
|
|
; RV64I-NEXT: ret
|
|
; RV64I-NEXT: .LBB4_3:
|
|
; RV64I-NEXT: addi a0, zero, 7
|
|
; RV64I-NEXT: addi a1, zero, -8
|
|
; RV64I-NEXT: blt a1, a0, .LBB4_2
|
|
; RV64I-NEXT: .LBB4_4:
|
|
; RV64I-NEXT: addi a0, zero, -8
|
|
; RV64I-NEXT: ret
|
|
;
|
|
; RV32IZbb-LABEL: func4:
|
|
; RV32IZbb: # %bb.0:
|
|
; RV32IZbb-NEXT: slli a0, a0, 28
|
|
; RV32IZbb-NEXT: srai a0, a0, 28
|
|
; RV32IZbb-NEXT: mul a1, a1, a2
|
|
; RV32IZbb-NEXT: slli a1, a1, 28
|
|
; RV32IZbb-NEXT: srai a1, a1, 28
|
|
; RV32IZbb-NEXT: add a0, a0, a1
|
|
; RV32IZbb-NEXT: addi a1, zero, 7
|
|
; RV32IZbb-NEXT: min a0, a0, a1
|
|
; RV32IZbb-NEXT: addi a1, zero, -8
|
|
; RV32IZbb-NEXT: max a0, a0, a1
|
|
; RV32IZbb-NEXT: ret
|
|
;
|
|
; RV64IZbb-LABEL: func4:
|
|
; RV64IZbb: # %bb.0:
|
|
; RV64IZbb-NEXT: slli a0, a0, 60
|
|
; RV64IZbb-NEXT: srai a0, a0, 60
|
|
; RV64IZbb-NEXT: mul a1, a1, a2
|
|
; RV64IZbb-NEXT: slli a1, a1, 60
|
|
; RV64IZbb-NEXT: srai a1, a1, 60
|
|
; RV64IZbb-NEXT: add a0, a0, a1
|
|
; RV64IZbb-NEXT: addi a1, zero, 7
|
|
; RV64IZbb-NEXT: min a0, a0, a1
|
|
; RV64IZbb-NEXT: addi a1, zero, -8
|
|
; RV64IZbb-NEXT: max a0, a0, a1
|
|
; RV64IZbb-NEXT: ret
|
|
%a = mul i4 %y, %z
|
|
%tmp = call i4 @llvm.sadd.sat.i4(i4 %x, i4 %a)
|
|
ret i4 %tmp
|
|
}
|