1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 02:33:06 +01:00
llvm-mirror/unittests/Target
David Green fd710d5689 [ARM] KnownBits for CSINC/CSNEG/CSINV
This adds some simple known bits handling for the three CSINC/NEG/INV
instructions. From the operands known bits we can compute the common
bits of the first operand and incremented/negated/inverted second
operand. The first, especially CSINC ZR, ZR, comes up fair amount in the
tests. The others are more rare so a unit test for them is added.

Differential Revision: https://reviews.llvm.org/D97788
2021-03-04 08:40:20 +00:00
..
AArch64 [NFCI] Replace AArch64StackOffset by StackOffset. 2020-11-04 08:49:00 +00:00
AMDGPU [NFC][AMDGPU] Split AMDGPUSubtarget.h to R600 and GCN subtargets 2021-01-20 22:22:45 +03:00
ARM [ARM] KnownBits for CSINC/CSNEG/CSINV 2021-03-04 08:40:20 +00:00
PowerPC [NFC][PowerPC] Remove unnecessary link components. 2020-01-16 21:22:51 -05:00
WebAssembly [WebAssembly] Fix incorrect grouping and sorting of exceptions 2021-02-23 14:54:55 -08:00
X86 [PGO][PGSO] Distinguish queries from unit tests and explicitly enable for the existing IR passes only. NFC. 2019-12-04 09:35:50 -08:00
CMakeLists.txt