mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
1c1cc1c5ed
As announced here: http://lists.llvm.org/pipermail/llvm-dev/2019-April/131786.html Grouped option syntax (POSIX Utility Conventions) does not play well with -long-option A subsequent change will reject -long-option.
75 lines
2.9 KiB
ArmAsm
75 lines
2.9 KiB
ArmAsm
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
|
|
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
|
|
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
|
|
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
|
|
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
|
|
// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
|
|
|
|
ldff1sw { z31.d }, p7/z, [sp]
|
|
// CHECK-INST: ldff1sw { z31.d }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0x9f,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f 9f a4 <unknown>
|
|
|
|
ldff1sw { z31.d }, p7/z, [sp, xzr, lsl #2]
|
|
// CHECK-INST: ldff1sw { z31.d }, p7/z, [sp]
|
|
// CHECK-ENCODING: [0xff,0x7f,0x9f,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff 7f 9f a4 <unknown>
|
|
|
|
ldff1sw { z0.d }, p0/z, [x0, x0, lsl #2]
|
|
// CHECK-INST: ldff1sw { z0.d }, p0/z, [x0, x0, lsl #2]
|
|
// CHECK-ENCODING: [0x00,0x60,0x80,0xa4]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 60 80 a4 <unknown>
|
|
|
|
ldff1sw { z31.d }, p7/z, [sp, z31.d]
|
|
// CHECK-INST: ldff1sw { z31.d }, p7/z, [sp, z31.d]
|
|
// CHECK-ENCODING: [0xff,0xbf,0x5f,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff bf 5f c5 <unknown>
|
|
|
|
ldff1sw { z23.d }, p3/z, [x13, z8.d, lsl #2]
|
|
// CHECK-INST: ldff1sw { z23.d }, p3/z, [x13, z8.d, lsl #2]
|
|
// CHECK-ENCODING: [0xb7,0xad,0x68,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: b7 ad 68 c5 <unknown>
|
|
|
|
ldff1sw { z21.d }, p5/z, [x10, z21.d, uxtw]
|
|
// CHECK-INST: ldff1sw { z21.d }, p5/z, [x10, z21.d, uxtw]
|
|
// CHECK-ENCODING: [0x55,0x35,0x15,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 55 35 15 c5 <unknown>
|
|
|
|
ldff1sw { z21.d }, p5/z, [x10, z21.d, sxtw]
|
|
// CHECK-INST: ldff1sw { z21.d }, p5/z, [x10, z21.d, sxtw]
|
|
// CHECK-ENCODING: [0x55,0x35,0x55,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 55 35 55 c5 <unknown>
|
|
|
|
ldff1sw { z0.d }, p0/z, [x0, z0.d, uxtw #2]
|
|
// CHECK-INST: ldff1sw { z0.d }, p0/z, [x0, z0.d, uxtw #2]
|
|
// CHECK-ENCODING: [0x00,0x20,0x20,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 20 20 c5 <unknown>
|
|
|
|
ldff1sw { z0.d }, p0/z, [x0, z0.d, sxtw #2]
|
|
// CHECK-INST: ldff1sw { z0.d }, p0/z, [x0, z0.d, sxtw #2]
|
|
// CHECK-ENCODING: [0x00,0x20,0x60,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 20 60 c5 <unknown>
|
|
|
|
ldff1sw { z31.d }, p7/z, [z31.d, #124]
|
|
// CHECK-INST: ldff1sw { z31.d }, p7/z, [z31.d, #124]
|
|
// CHECK-ENCODING: [0xff,0xbf,0x3f,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: ff bf 3f c5 <unknown>
|
|
|
|
ldff1sw { z0.d }, p0/z, [z0.d]
|
|
// CHECK-INST: ldff1sw { z0.d }, p0/z, [z0.d]
|
|
// CHECK-ENCODING: [0x00,0xa0,0x20,0xc5]
|
|
// CHECK-ERROR: instruction requires: sve
|
|
// CHECK-UNKNOWN: 00 a0 20 c5 <unknown>
|