1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
llvm-mirror/docs/GlobalISel
Matt Arsenault 4a4ddffaf1 GlobalISel: Make type for lower action more consistently optional
Some of the lower implementations were relying on this, however the
type was not set depending on which form .lower* helper form you were
using. For instance, if you used an unconditonal lower(), the type was
never set. Most of the lower actions do not benefit from a type
parameter, and just expand in terms of the original operation's types.

However, some lowerings could benefit from an additional type hint to
combine a promotion and an expansion. An example of this is for
add/sub sat. The DAG integer legalization tries to use smarter
expansions directly when promoting the integer type, and doesn't
always produce the same instruction with a wider type.

Treat this as an optional hint argument, that only means something for
specific lower actions. It may be useful to generalize this mechanism
to pass a full list of type indexes and desired types, but I haven't
run into a case like that yet.
2020-08-17 16:24:55 -04:00
..
block-extract.png [globalisel][docs] Add a section about debugging with the block extractor 2019-11-05 14:48:27 -08:00
GenericOpcode.rst [GlobalISel] Add G_ABS 2020-08-11 16:34:37 +01:00
GMIR.rst [docs] Fix typos 2020-08-09 19:31:49 -07:00
index.rst [globalisel][docs] Rework GMIR documentation and add an early GenericOpcode reference 2019-11-05 15:16:43 -08:00
InstructionSelect.rst
IRTranslator.rst Doc: Links should use https 2020-03-22 22:49:33 +01:00
KnownBits.rst Doc: Links should use https 2020-03-22 22:49:33 +01:00
Legalizer.rst GlobalISel: Make type for lower action more consistently optional 2020-08-17 16:24:55 -04:00
pipeline-overview-customized.png
pipeline-overview-with-combiners.png
pipeline-overview.png
Pipeline.rst Try to fix sphinx "Could not lex literal_block as "llvm"" warning. 2019-11-09 22:15:26 +00:00
Porting.rst [globalisel][docs] Add the tutorial to the Porting document 2019-10-30 14:53:39 -07:00
RegBankSelect.rst
Resources.rst
testing-pass-level.png
testing-unit-level.png