mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
e302c68dde
This patch enables instructions that are destructive on their destination- and first source operand, to be prefixed with a MOVPRFX instruction. This patch also adds a variety of tests: - positive tests for all instructions and forms that accept a movprfx for either or both predicated and unpredicated forms. - negative tests for all instructions and forms that do not accept an unpredicated or predicated movprfx. - negative tests for the diagnostics that get emitted when a MOVPRFX instruction is used incorrectly. This is patch [2/2] in a series to add MOVPRFX instructions: - Patch [1/2]: https://reviews.llvm.org/D49592 - Patch [2/2]: https://reviews.llvm.org/D49593 Reviewers: rengolin, SjoerdMeijer, samparker, fhahn, javed.absar Reviewed By: SjoerdMeijer Differential Revision: https://reviews.llvm.org/D49593 llvm-svn: 338261
98 lines
3.9 KiB
ArmAsm
98 lines
3.9 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Immediate out of lower bound [-128, 112].
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #-144]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 16 in range [-128, 112].
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #-144]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #-129]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 16 in range [-128, 112].
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #-129]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #113]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 16 in range [-128, 112].
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #113]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #128]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 16 in range [-128, 112].
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #128]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #12]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: index must be a multiple of 16 in range [-128, 112].
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #12]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid immediate suffix
|
|
|
|
ld1rqw z0.s, p0/z, [x0, #16, MUL VL]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, #16, MUL VL]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid destination register width.
|
|
|
|
ld1rqw z0.b, p0/z, [x0, x1, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: ld1rqw z0.b, p0/z, [x0, x1, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.h, p0/z, [x0, x1, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: ld1rqw z0.h, p0/z, [x0, x1, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.d, p0/z, [x0, x1, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: ld1rqw z0.d, p0/z, [x0, x1, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Invalid scalar + scalar addressing modes
|
|
|
|
ld1rqw z0.s, p0/z, [x0, xzr, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 with required shift 'lsl #2'
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, xzr, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, x1, lsl #3]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 with required shift 'lsl #2'
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, x1, lsl #3]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, w1, lsl #2]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 with required shift 'lsl #2'
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, w1, lsl #2]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
ld1rqw z0.s, p0/z, [x0, w1, uxtw #1]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: register must be x0..x30 with required shift 'lsl #2'
|
|
// CHECK-NEXT: ld1rqw z0.s, p0/z, [x0, w1, uxtw #1]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Negative tests for instructions that are incompatible with movprfx
|
|
|
|
movprfx z23.s, p3/z, z30.s
|
|
ld1rqw { z23.s }, p3/z, [x13, #112]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: ld1rqw { z23.s }, p3/z, [x13, #112]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
movprfx z23, z30
|
|
ld1rqw { z23.s }, p3/z, [x13, #112]
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: ld1rqw { z23.s }, p3/z, [x13, #112]
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|