1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-28 22:42:52 +01:00
llvm-mirror/test/CodeGen
2015-02-08 20:05:53 +00:00
..
AArch64 ARM & AArch64: teach LowerVSETCC that output type size may differ from input. 2015-02-08 00:50:47 +00:00
ARM ARM & AArch64: teach LowerVSETCC that output type size may differ from input. 2015-02-08 00:50:47 +00:00
BPF
CPP
Generic overloaded-intrinsic-name: exercise anyptr on struct 2015-01-27 20:03:08 +00:00
Hexagon [Hexagon] Simplifying and formatting several patterns. Changing a pattern multiply to be expanded. 2015-02-05 21:13:25 +00:00
Inputs
Mips [mips][microMIPS] Implement CodeGen support for SW16 and LW16 instructions 2015-02-04 15:43:17 +00:00
MSP430
NVPTX [NVPTX] Emit .pragma "nounroll" for loops marked with nounroll 2015-02-01 02:27:45 +00:00
PowerPC [PowerPC] Handle loop predecessor invokes 2015-02-07 07:32:58 +00:00
R600 R600/SI: Amend a test to ensure WQM is enabled for LDS in pixel shaders 2015-02-06 02:51:29 +00:00
SPARC
SystemZ
Thumb
Thumb2
X86 fix test attributes; these are x86-64 tests, not Nehalem tests 2015-02-08 20:05:53 +00:00
XCore