RPCS3/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2024-11-25 20:22:30 +01:00
Code Issues Releases Wiki Activity

SPU LLVM: Rearange FM instruction for better performance

Browse Source 
- Doesn't eliminate any instructions, but allows for better out of order execution.
This commit is contained in:
Malcolm Jestadt 2021-03-04 12:16:12 -05:00 committed by Ivan
parent 6d91a9fe6f
commit e5d0e035d0
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
rpcs3/Emu/Cell/SPURecompiler.cpp
View File

@ -7750,9 +7750,9 @@ public:
const auto ma = eval(sext<s32[4]>(fcmp_uno(a != fsplat<f32[4]>(0.))));
const auto mb = eval(sext<s32[4]>(fcmp_uno(b != fsplat<f32[4]>(0.))));
const auto ca = eval(bitcast<f32[4]>(bitcast<s32[4]>(a) & mb));
const auto cb = eval(bitcast<f32[4]>(bitcast<s32[4]>(b) & ma));
set_vr(op.rt, fm(ca, cb));
const auto cx = eval(ma & mb);
const auto x = fm(a, b);
set_vr(op.rt, eval(bitcast<f32[4]>(bitcast<s32[4]>(x) & cx)));
}
else
set_vr(op.rt, get_vr<f32[4]>(op.ra) * get_vr<f32[4]>(op.rb));