RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
Code Issues Projects Releases Wiki Activity
116,843 Commits 4 Branches 5 Tags 704 MiB
09a1c9ca34
Commit Graph

239 Commits

Author SHA1 Message Date
Elena Demikhovsky
28f6bb84a5 AVX-512: Added all forms of FP compare instructions for KNL and SKX. 
Added intrinsics for the instructions. CC parameter of the intrinsics was changed from i8 to i32 according to the spec.

By Igor Breger (igor.breger@intel.com)

llvm-svn: 236714
 2015-05-07 11:24:42 +00:00
Elena Demikhovsky
16b6cc68cf AVX-512: added calling convention for i1 vectors in 32-bit mode. 
Fixed some bugs in extend/truncate for AVX-512 target.
Removed VBROADCASTM (masked broadcast) node, since it is not used any more.

llvm-svn: 236420
 2015-05-04 12:40:50 +00:00
Elena Demikhovsky
40362f45c8 AVX-512: added integer "add" and "sub" instructions with saturation for SKX 
with intrinsics and tests

by Asaf Badouh (asaf.badouh@intel.com)

llvm-svn: 236418
 2015-05-04 12:35:55 +00:00
Elena Demikhovsky
5b00c277f4 AVX-512: Added VPACK* instructions forms for KNL and SKX 
and their intrinsics
by Asaf Badouh (asaf.badouh@intel.com)

llvm-svn: 236414
 2015-05-04 09:14:02 +00:00
Elena Demikhovsky
201b5c4641 Masked gather and scatter - added DAGCombine visitors 
and AVX-512 instruction selection patterns.
All other patches, including tests will follow.

http://reviews.llvm.org/D7665

llvm-svn: 236211
 2015-04-30 08:38:48 +00:00
Elena Demikhovsky
3485573818 AVX-512: Extend/Truncate operations for SKX, 
SETCC for bit-vectors

llvm-svn: 235875
 2015-04-27 12:57:59 +00:00
Elena Demikhovsky
13b5e09c11 AVX-512: Added VPMOVx2M instructions for SKX, 
fixed encoding of VPMOVM2x.

llvm-svn: 235385
 2015-04-21 14:38:31 +00:00
Elena Demikhovsky
61a239b83c AVX-512: Added VPTESTM and VPTESTNM instructions for SKX 
llvm-svn: 235383
 2015-04-21 13:13:46 +00:00
Elena Demikhovsky
abf0138a81 AVX-512: Added logical and arithmetic instructions for SKX 
by Asaf Badouh (asaf.badouh@intel.com)

llvm-svn: 235375
 2015-04-21 10:27:40 +00:00
Elena Demikhovsky
74d944b41a AVX-512: intrinsics for VPADD, VPMULDQ and VPSUB 
by Asaf Badouh (asaf.badouh@intel.com)

llvm-svn: 233906
 2015-04-02 10:51:40 +00:00
Elena Demikhovsky
0e38b477c5 AVX-512: blank lines, duplicated tests, no functional changes 
see comments http://reviews.llvm.org/D6835

llvm-svn: 233528
 2015-03-30 09:29:28 +00:00
Elena Demikhovsky
16b58bef45 AVX-512: Fixed the "commutative" property flag in VPANDN instruction 
By Asaf Badouh (asaf.badouh@intel.com)

llvm-svn: 233489
 2015-03-29 09:14:29 +00:00
Elena Demikhovsky
e21b4ac3e7 AVX-512: Added encoding tests for VPROR, VPROL instructions, 
fixed opcode.

llvm-svn: 232018
 2015-03-12 07:28:41 +00:00
Elena Demikhovsky
320252ae4d AVX-512: Added SKX forms of shift instructions. 
Added rotation instructions, encoding only.
Added encoding tests for all these forms.

llvm-svn: 231916
 2015-03-11 10:25:42 +00:00
Elena Demikhovsky
a71b2e475e AVX-512, SKX: Enabled masked_load/store operations for this target. 
Added lowering for ISD::CONCAT_VECTORS and ISD::INSERT_SUBVECTOR for i1 vectors,
it is needed to pass all masked_memop.ll tests for SKX.

llvm-svn: 231371
 2015-03-05 15:11:35 +00:00
Elena Demikhovsky
04be7be81d AVX-512: Moved patterns for masked load/store under avx_store, avx_load classes. 
No functional changes.

llvm-svn: 231069
 2015-03-03 15:03:35 +00:00
Elena Demikhovsky
769ec279fb AVX-512: Simplified MOV patterns, no functional changes. 
llvm-svn: 230954
 2015-03-02 12:46:21 +00:00
Craig Topper
60ae8a07f3 [X86] Fix diassembler crash on AVX512 cmpps/cmppd with immediate that doesn't fit in 5-bits. Fixes PR22743. 
llvm-svn: 230924
 2015-03-02 00:22:29 +00:00
Elena Demikhovsky
9eda5391f2 Reverted 230471 - gather scatter handling in table gen. 
llvm-svn: 230892
 2015-03-01 08:23:41 +00:00
Elena Demikhovsky
e032aa37b6 AVX-512: Added mask and rounding mode for scalar arithmetics 
Added more tests for scalar instructions to destinguish between AVX and AVX-512 forms.

llvm-svn: 230891
 2015-03-01 07:44:04 +00:00
Elena Demikhovsky
0e7ac15634 AVX-512: Gather and Scatter patterns 
Gather and scatter instructions additionally write to one of the source operands - mask register.
In this case Gather has 2 destination values - the loaded value and the mask.
Till now we did not support code gen pattern for gather - the instruction was generated from 
intrinsic only and machine node was hardcoded.
When we introduce the masked_gather node, we need to select instruction automatically,
in the standard way.
I added a flag "hasTwoExplicitDefs" that allows to handle 2 destination operands.

(Some code in the X86InstrFragmentsSIMD.td is commented out, just to split one big
patch in many small patches)

llvm-svn: 230471
 2015-02-25 09:46:31 +00:00
Elena Demikhovsky
b15d81ba19 AVX-512: recommitted 229837 + bugfix + test 
llvm-svn: 230223
 2015-02-23 15:12:31 +00:00
Eric Christopher
c93875565e Revert "AVX-512: Full implementation for VRNDSCALESS/SD instructions and intrinsics." 
The instructions were being generated on architectures that don't support avx512.

This reverts commit r229837.

llvm-svn: 229942
 2015-02-20 00:45:28 +00:00
Eric Christopher
2da0c6081c Add a license header to the AVX512 file. 
llvm-svn: 229941
 2015-02-20 00:36:53 +00:00
Elena Demikhovsky
41438d50e6 AVX-512: Full implementation for VRNDSCALESS/SD instructions and intrinsics. 
llvm-svn: 229837
 2015-02-19 10:48:04 +00:00
Elena Demikhovsky
2ae2229fab AVX-512: Added support for FP instructions with embedded rounding mode. 
By Asaf Badouh <asaf.badouh@intel.com>

llvm-svn: 229645
 2015-02-18 07:59:20 +00:00
Elena Demikhovsky
30ee20b16b AVX-512: changes in intel_ocl_bi calling conventions 
- added mask types v8i1 and v16i1 to possible function parameters
- enabled passing 512-bit vectors in standard CC
- added a test for KNL intel_ocl_bi conventions

llvm-svn: 229482
 2015-02-17 09:20:12 +00:00
Elena Demikhovsky
d8fd06be73 AVX-512: Fixed the "test" operation for i1 type 
Using KORTESTW for comparison i1 value with zero was wrong since the instruction tests 16 bits.
KORTESTW may be used with KSHIFTL+KSHIFTR that clean the 15 upper bits.
I removed (X86cmp i1, 0) pattern and zero-extend i1 to i8 and then use TESTB.

There are some cases where i1 is in the mask register and the upper bits are already zeroed.
Then KORTESTW is the better solution, but it is subject for optimization.
Meanwhile, I'm fixing the correctness issue.

llvm-svn: 228916
 2015-02-12 08:40:34 +00:00
Craig Topper
a684f06383 [X86] Remove 'memop' uses from AVX512. Use 'load' instead. 
llvm-svn: 228562
 2015-02-09 04:04:50 +00:00
Elena Demikhovsky
237f19f35f AVX-512: Added FMA intrinsics with rounding mode 
By Asaf Badouh and Elena Demikhovsky

Added special nodes for rounding: FMADD_RND, FMSUB_RND..
It will prevent merge between nodes with rounding and other standard nodes.

llvm-svn: 227303
 2015-01-28 10:21:27 +00:00
Craig Topper
fdec9f588d [X86] Teach disassembler to handle illegal immediates on AVX512 integer compare instructions. 
llvm-svn: 227302
 2015-01-28 10:09:56 +00:00
Elena Demikhovsky
6889f421a2 AVX-512: Changes in operations on masks registers for KNL and SKX 
- Added KSHIFTB/D/Q for skx
- Added KORTESTB/D/Q for skx
- Fixed store operation for v8i1 type for KNL
- Store size of v8i1, v4i1 and v2i1 are changed to 8 bits

llvm-svn: 227043
 2015-01-25 12:47:15 +00:00
Craig Topper
568161290d [X86] Give scalar VRNDSCALE instructions priority in AVX512 mode. 
llvm-svn: 227039
 2015-01-25 08:49:22 +00:00
Craig Topper
410d43b01b Simplify a multiclass. No functional change. 
llvm-svn: 227038
 2015-01-25 08:49:19 +00:00
Craig Topper
011934eb9c [X86] Replace i32i8imm on SSE/AVX instructions with i32u8imm which will make the assembler bounds check them. It will also make them print as unsigned. 
llvm-svn: 227032
 2015-01-25 02:21:16 +00:00
Craig Topper
88aba4703b [X86] Use u8imm in several places that used i32i8imm that don't require an i32 type. 
llvm-svn: 227031
 2015-01-25 02:21:13 +00:00
Craig Topper
9d9a3e1bb4 [X86] Add IntrNoMem to the AVX512 conflict intrinsics. 
llvm-svn: 226897
 2015-01-23 06:11:45 +00:00
Craig Topper
70ebe9380b Revert r226798. Guess I missed the patterns. 
llvm-svn: 226802
 2015-01-22 09:01:20 +00:00
Craig Topper
a72d3b9171 Use u8imm instead of i32i8imm on a couple instructions that have no patterns and thus no reason to use a larger operand size. 
llvm-svn: 226798
 2015-01-22 08:53:11 +00:00
Craig Topper
120c2e1291 [X86] Remove some unused multiclasses from AVX512 instruction file. 
llvm-svn: 226797
 2015-01-22 08:53:08 +00:00
Craig Topper
f3ec7f2d5a [X86] Convert all the i8imm used by AVX512 and MMX instructions to u8imm. 
llvm-svn: 226646
 2015-01-21 08:43:49 +00:00
Craig Topper
8282659ccb [x86] Add assembly parser bounds checking to the immediate value for cmpss/cmpsd/cmpps/cmppd. 
llvm-svn: 226642
 2015-01-21 06:07:53 +00:00
Craig Topper
4312f7bdd7 [x86] Add some mayLoad/hasSideEffects flags. Remove one that was already covered by a pattern. 
llvm-svn: 226562
 2015-01-20 12:15:30 +00:00
Craig Topper
3d7b2aaaae [x86] Change AVX512 intrinsics to take a 8-bit immediate for the comparision kind instead of a 32-bit immediate. This better aligns with the emitted instruction. It also matches SSE and AVX1 equivalents. Also add auto upgrade support. 
llvm-svn: 226430
 2015-01-19 06:07:27 +00:00
Adam Nemet
9fe8c32290 [AVX512] Add intrinsics for masked aligned FP loads and stores 
Similar to the unaligned cases.

Test was generated with update_llc_test_checks.py.

Part of <rdar://problem/17688758>

llvm-svn: 226296
 2015-01-16 18:50:09 +00:00
Craig Topper
d86e76971b Hide some redundant AVX512 instructions from the asm parser, but force them to show up in the disassembler. 
llvm-svn: 226155
 2015-01-15 09:37:15 +00:00
Craig Topper
cf2aae6d68 [x86] Prevent instruction selection of AVX512 cmp.ps/pd/ss/sd intrinsics with illegal immediates. Correctly this time. I did the wrong patterns the first time. 
llvm-svn: 224891
 2014-12-27 20:08:45 +00:00
Craig Topper
d899e6932a [x86] Prevent instruction selection of AVX512 cmp.ps/pd/ss/sd intrinsics with illegal immediates. Forgot to do this when I did SSE/SSE2/AVX/AVX2. 
llvm-svn: 224887
 2014-12-27 18:51:06 +00:00
Elena Demikhovsky
bb8ca1f551 AVX-512: Added FMA instructions, intrinsics an tests for KNL and SKX targets 
by Asaf Badouh

http://reviews.llvm.org/D6456

llvm-svn: 224764
 2014-12-23 10:30:39 +00:00
Elena Demikhovsky
cfbcf5995c AVX-512: BLENDM - fixed encoding of the broadcast version 
Added more intrinsics and encoding tests.

llvm-svn: 224760
 2014-12-23 09:36:28 +00:00