RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-24 13:33:37 +02:00
Code Issues Projects Releases Wiki Activity
111,478 Commits 4 Branches 5 Tags 704 MiB
0a750c5cd8
Commit Graph

9 Commits

Author SHA1 Message Date
Daniel Sanders
ff992a6f20 [mips][mips64r6] Improve tests affected by the changes to multiplies and divides 
Summary:
MIPS32r6/MIPS64r6 support has not been added yet.

inlineasm-cnstrnt-reg.ll:
  Explicitly specify the CPU since it will not work on MIPS32r6/MIPS64r6
  when -integrated-as is the default. We can't change the mnemonic since the
  LO register is an implicit def of mtlo and MIPS32r6/MIPS64r6 has no
  instructions that use LO.

2008-08-01-AsmInline.ll:
  Explicitly specify the CPU since MIPS32r6/MIPS64r6 will correctly emit
  different code and this is a regression test.

mips64instrs.ll and mips64muldiv.ll
  Check registers and the way the multiply is used in m1

divrem.ll
  Check registers and use multiple filecheck prefixes to limit redundancy

Reviewers: vmedic, jkolek, zoran.jovanovic, matheusalmeida

Reviewed By: matheusalmeida

Subscribers: matheusalmeida

Differential Revision: http://reviews.llvm.org/D3894

llvm-svn: 210656
 2014-06-11 15:48:00 +00:00
Akira Hatanaka
ff296075bc [mips] Properly parse registers that appear in inline-asm constraints. 
llvm-svn: 188336
 2013-08-14 00:21:25 +00:00
Akira Hatanaka
fdcba196ca Have getRegForInlineAsmConstraint return the correct register class when target 
is Mips64.

llvm-svn: 147516
 2012-01-04 02:45:01 +00:00
Akira Hatanaka
8a6af7933c Fix test cases to use FileCheck. 
llvm-svn: 145716
 2011-12-02 22:28:09 +00:00
Duncan Sands
254f8ff0a6 Correct bogus module triple specifications. 
llvm-svn: 112469
 2010-08-30 10:48:29 +00:00
Dan Gohman
142428ce64 Eliminate more uses of llvm-as and llvm-dis. 
llvm-svn: 81293
 2009-09-09 00:09:15 +00:00
Dan Gohman
bf08e82d8e Remove obsolete -f flags. 
llvm-svn: 79992
 2009-08-25 15:38:29 +00:00
Duncan Sands
a6bbc047d5 Turn on LegalizeTypes, the new type legalization 
codegen infrastructure, by default.  Please report
any breakage to the mailing lists.

llvm-svn: 58232
 2008-10-27 08:42:46 +00:00
Bruno Cardoso Lopes
772cf1643c Batch 5 of Mips CodeGen tests 
llvm-svn: 54510
 2008-08-08 04:09:57 +00:00