RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
Code Issues Projects Releases Wiki Activity
58,711 Commits 4 Branches 5 Tags 704 MiB
2b348bdbcd
Commit Graph

58711 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Jakob Stoklund Olesen
2b348bdbcd Completely remove Blackfin patterns that thought JustCC was i1. 
Thanks, Chris!

llvm-svn: 99183
 2010-03-22 16:30:04 +00:00
Jeffrey Yasskin
cf13a6f8bb Don't leak a MachineInstruction from Thumb1InstrInfo::restoreCalleeSavedRegisters. 
llvm-svn: 99182
 2010-03-22 16:13:21 +00:00
Jeffrey Yasskin
da98ae0163 Avoid leaking the FunctionPassManager from opt. 
llvm-svn: 99180
 2010-03-22 15:56:04 +00:00
Gabor Greif
ef64581628 backing out r99170 because it still fails on clang-x86_64-darwin10-fnt 
llvm-svn: 99171
 2010-03-22 09:11:00 +00:00
Gabor Greif
04f7f381ae Now that hopefully all direct accesses to InvokeInst operands are fixed 
we can reapply the InvokeInst operand reordering patch. (see r98957).

llvm-svn: 99170
 2010-03-22 08:28:00 +00:00
Jeffrey Yasskin
94ecd53a3a Free all Constants in ~LLVMConstantImpl. We avoid assertion failures 
by dropping all references from all constants that can use other
constants before trying to destroy any of them.

I also had to free bugpoint's Module in ~BugDriver().

llvm-svn: 99160
 2010-03-22 05:23:37 +00:00
Erick Tryzelaar
c20300df21 Fix the ocaml kaleidoscope tutorial to fix linking external libraries. 
llvm-svn: 99151
 2010-03-21 23:15:13 +00:00
Gabor Greif
7ea6b0d132 modernize the do-all-for-me target to run lit 
llvm-svn: 99148
 2010-03-21 22:23:02 +00:00
Jeffrey Yasskin
f4aab98729 Re-add the Metadata.h include to LLVMContextImpl.h so that MDNode is complete 
where FoldingSet<MDNode> is instantiated.  Clang and MSVC complain; gcc
doesn't.

llvm-svn: 99147
 2010-03-21 22:08:41 +00:00
Jeffrey Yasskin
98a4091e4a Move the LLVMContextImpl implementation into a .cpp file. 
llvm-svn: 99146
 2010-03-21 21:17:34 +00:00
Jeffrey Yasskin
50a0593887 Memoize InlineAsms into the LLVMContext and delete them on shutdown. 
Fixes PR803.

llvm-svn: 99143
 2010-03-21 20:37:19 +00:00
Jeffrey Yasskin
83ced6c29a XFAIL tests from LLVMC on valgrind or valgrind+leak-checking. We 
don't care about leaks from tblgen, and I assume we don't care about
valgrind errors in llvm-gcc/g++.

llvm-svn: 99115
 2010-03-21 08:12:46 +00:00
Jeffrey Yasskin
7329f1c7bd Free SavedLI even if SimpleRegisterCoalescing::JoinCopy() returns early. 
llvm-svn: 99113
 2010-03-21 01:47:49 +00:00
Jeffrey Yasskin
28c789b8a6 When we don't pass --vg-leak to lit, pass --leak-check=no to valgrind. 
llvm-svn: 99112
 2010-03-21 01:47:33 +00:00
Daniel Dunbar
575d014f60 Fix suggested parentheses warning. 
llvm-svn: 99111
 2010-03-21 01:38:21 +00:00
Jeffrey Yasskin
4927fd0032 Add support for XFAILing valgrind runs with memory leak checking independently 
of runs without leak checking.  We add -vg to the triple for non-checked runs,
or -vg_leak for checked runs.  Also use this to XFAIL the TableGen tests, since
tablegen leaks like a sieve.  This includes some valgrindArgs refactoring.

llvm-svn: 99103
 2010-03-20 23:08:45 +00:00
Daniel Dunbar
754ec15462 MC/X86: Fix an MCOperand link, when we parsing shrld $1,%eax and friends; I believe this fixes the last memory leaks under test/MC. 
llvm-svn: 99102
 2010-03-20 22:36:38 +00:00
Daniel Dunbar
78c65dad40 llvm-mc: Fix MCInstPrinter memory leaks. 
llvm-svn: 99101
 2010-03-20 22:36:35 +00:00
Daniel Dunbar
3e9483dbd9 MC/Mach-O: Remove Darwin host specific tests, we don't need them anymore. 
llvm-svn: 99100
 2010-03-20 22:36:32 +00:00
Daniel Dunbar
97cf61ad35 MC/Mach-O: Tweak optimal_nop test to be host independent. 
- This also avoids us running valgrind on /usr/bin/as, which has leaks. :)

llvm-svn: 99099
 2010-03-20 22:36:29 +00:00
Daniel Dunbar
760b4c67b1 llvm-mc: Fix memory leak of MCAsmInfo. 
llvm-svn: 99098
 2010-03-20 22:36:25 +00:00
Daniel Dunbar
2c99d47702 TargetRegistry: Fix create{AsmInfo,MCDisassembler} to return non-const objects. 
llvm-svn: 99097
 2010-03-20 22:36:22 +00:00
Bob Wilson
e5614d6b2d pr6652: Use LDM to restore PC to the return address on ARMv4. 
Patch by John Tytgat!

llvm-svn: 99096
 2010-03-20 22:20:40 +00:00
Bob Wilson
73d7323c91 Re-commit r98683 ("remove redundant writeback flag from ARM address mode 6") 
with changes to add a separate optional register update argument.  Change all
the NEON instructions with address register writeback to use it.

llvm-svn: 99095
 2010-03-20 22:13:40 +00:00
Bob Wilson
c0f7724ecd Add instruction variants for VST2, VST3, and VST4 "store-lane" operations with 
address register writeback.

llvm-svn: 99094
 2010-03-20 21:57:36 +00:00
Bob Wilson
076aa52a4f Add variants of VST2, VST3 and VST4 with address register writeback, and 
rewrite the existing VST3 and VST4 instructions to use the same classes as
the others.

llvm-svn: 99093
 2010-03-20 21:45:18 +00:00
Bob Wilson
7578eb20da Add instructions for double-spaced VST3 and VST4 without address register 
writeback, and refactor the existing double-spaced VST2 instructions.
These are only for the disassembler since codegen doesn't use them, at
least for now.

llvm-svn: 99090
 2010-03-20 21:15:48 +00:00
Daniel Dunbar
6779ebea66 tests: Mangle '-vg' onto the end of the triple when running under valgrind, so 
we can use the standard XFAIL and XTARGET to conditional tests based on
valgrind.

llvm-svn: 99088
 2010-03-20 21:12:48 +00:00
Gabor Greif
abb84bec5c Add a setCalledFunction member to InvokeInst (like in CallInst) 
and use this (as well as getCalledValue) to access the callee,
instead of {g|s}etOperand(0).

llvm-svn: 99084
 2010-03-20 21:00:25 +00:00
Bob Wilson
1106af1257 Add VST1 instructions with address register writeback. 
llvm-svn: 99083
 2010-03-20 20:54:36 +00:00
Bob Wilson
88757e6720 Add instruction variants for VLD2, VLD3, and VLD4 "load-lane" operations with 
address register writeback.

llvm-svn: 99082
 2010-03-20 20:47:18 +00:00
Bob Wilson
e70bdcb2a7 Tidy some more comments and whitespace. 
llvm-svn: 99081
 2010-03-20 20:39:53 +00:00
Bob Wilson
7dacf6bb70 Add variants of VLD2, VLD3 and VLD4 with address register writeback, and 
rewrite the existing VLD3 and VLD4 instructions to use the same classes as
the others.

llvm-svn: 99080
 2010-03-20 20:10:51 +00:00
Bob Wilson
40ae450fb5 Tidy some comments and whitespace for consistency. 
llvm-svn: 99078
 2010-03-20 19:57:03 +00:00
Bob Wilson
a98f30a3a2 Rename some instructions for consistency and sanity: use "_UPD" suffix for 
load/stores with address register writeback, and use "odd" suffix to distinguish
instructions to access odd numbered registers (instead of "a" and "b").
No functional changes.

llvm-svn: 99066
 2010-03-20 18:35:24 +00:00
Bob Wilson
d275bb2338 Add instructions for double-spaced VLD3 and VLD4 without address register 
writeback, and refactor the existing double-spaced VLD2 instructions.
These are only for the disassembler since codegen doesn't use them, at
least for now.

llvm-svn: 99065
 2010-03-20 18:14:26 +00:00
Bob Wilson
045d2c548a Add VLD1 instructions with address register writeback. 
llvm-svn: 99062
 2010-03-20 17:59:03 +00:00
Benjamin Kramer
d621aa79d2 PIC16: Simplify code by using a std::set<std::string> instead of a sorted & uniqued std::list of leaked char*. 
llvm-svn: 99061
 2010-03-20 17:41:18 +00:00
Bob Wilson
3d0c2e0424 Revert the rest of 98679. 
--- Reverse-merging r98679 into 'lib/Target/ARM/ARMInstrVFP.td':
U    lib/Target/ARM/ARMInstrVFP.td

llvm-svn: 99049
 2010-03-20 06:34:02 +00:00
Bob Wilson
79c77c16be Fix a very bad typo. Since the register number was off by one, the ARM 
load/store optimizer would incorrectly think that registers D26 and D28
were consecutive and would generate a VLDM instruction to load them.
The assembler was not convinced.

llvm-svn: 99043
 2010-03-20 06:05:13 +00:00
Dan Gohman
92d4663789 Clear the SCEVExpander's insertion point after making deletions, 
so that the SCEVExpander doesn't retain a dangling pointer as its
insert position. The dangling pointer in this case wasn't ever used
to insert new instructions, but it was causing trouble with
SCEVExpander's code for automatically advancing its insert position
past debug intrinsics.

This fixes use-after-free errors that valgrind noticed in
test/Transforms/IndVarSimplify/2007-06-06-DeleteDanglesPtr.ll and
test/Transforms/IndVarSimplify/exit_value_tests.ll.

llvm-svn: 99036
 2010-03-20 03:53:53 +00:00
Evan Cheng
77f5ed5de5 Stupid svn. Add back to the lost sibcall tests. 
llvm-svn: 99033
 2010-03-20 03:17:05 +00:00
Evan Cheng
011705c6b8 If call result is in ST0 and it is not being passed to the caller's 
caller, then it is not safe to optimize the call into a sibcall since
the call result has to be popped off the x87 stack.

llvm-svn: 99032
 2010-03-20 02:58:15 +00:00
Daniel Dunbar
6b3e18d2c4 Better fix for r98994, MachObjectWriterImpl wasn't intended to be virtual. 
llvm-svn: 99031
 2010-03-20 01:58:40 +00:00
Johnny Chen
233a7cdda6 Add NLdStFrm Format. 
llvm-svn: 99014
 2010-03-20 00:17:00 +00:00
Johnny Chen
8f2103ae78 Revert r98679. The disassembler will be updated to depend on the existence of 
IndexModeUpd and then populates the Inst{21}=1 while populating the instructions
for disassembly.

llvm-svn: 99013
 2010-03-19 23:50:27 +00:00
Eric Christopher
b41284cea9 Revert r99009 temporarily it seems to be breaking the bots. 
llvm-svn: 99011
 2010-03-19 23:04:23 +00:00
Bob Wilson
9501c478f7 Revert this change, since it was causing ARM performance regressions. 
--- Reverse-merging r98889 into '.':
U    lib/Target/ARM/ARMInstrNEON.td
U    lib/Target/ARM/ARMISelLowering.h
U    lib/Target/ARM/ARMInstrInfo.td
U    lib/Target/ARM/ARMInstrVFP.td
U    lib/Target/ARM/ARMISelLowering.cpp
U    lib/Target/ARM/ARMInstrFormats.td

llvm-svn: 99010
 2010-03-19 22:51:32 +00:00
Chris Lattner
4af1cae2f1 Change intrinsic result type for void to store it as an empty list 
instead of as a single element list with VoidTy.

llvm-svn: 99009
 2010-03-19 22:40:56 +00:00
Chris Lattner
eb5e201050 make getOperandNum a static function (since it's just used by 
ApplyTypeConstraint) and make it handle multiple result nodes.

llvm-svn: 99003
 2010-03-19 21:56:21 +00:00