RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
Code Issues Projects Releases Wiki Activity
79,578 Commits 4 Branches 5 Tags
Commit Graph

79578 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Benjamin Kramer
fe9eb0e6e8 Remove a bunch of unused variable assignments. 
Found by the clang static analyzer.

llvm-svn: 148541
 2012-01-20 14:42:32 +00:00
Benjamin Kramer
1d768583f5 Remove obviously invalid early exit that prevented analyzing ConstantAggregateZeros. 
Found by the clang static analyzer.

llvm-svn: 148540
 2012-01-20 14:42:25 +00:00
Rafael Espindola
cd18a7720d Don't use -fvisibility-inlines-hidden on mingw to try to avoid a lot of 
warnings from gcc.

llvm-svn: 148539
 2012-01-20 13:10:10 +00:00
Craig Topper
7b50829b7f Improve 256-bit shuffle splitting to allow 2 sources in each 128-bit lane. As long as only a single lane of the source is used in the lane in the destination. This makes the splitting match much closer to what happens with 256-bit shuffles when AVX is disabled and only 128-bit XMM is allowed. 
llvm-svn: 148537
 2012-01-20 09:29:03 +00:00
Nick Lewycky
55814f0b32 Fix CountCodeReductionForAlloca to more accurately represent what SROA can and 
can't handle. Also don't produce non-zero results for things which won't be
transformed by SROA at all just because we saw the loads/stores before we saw
the use of the address.

llvm-svn: 148536
 2012-01-20 08:35:20 +00:00
Andrew Trick
be3e9530e1 SCEVExpander fixes. Affects LSR and indvars. 
LSR has gradually been improved to more aggressively reuse existing code, particularly existing phi cycles. This exposed problems with the SCEVExpander's sloppy treatment of its insertion point. I applied some rigor to the insertion point problem that will hopefully avoid an endless bug cycle in this area. Changes:

- Always used properlyDominates to check safe code hoisting.

- The insertion point provided to SCEV is now considered a lower bound. This is usually a block terminator or the use itself. Under no cirumstance may SCEVExpander insert below this point.

- LSR is reponsible for finding a "canonical" insertion point across expansion of different expressions.

- Robust logic to determine whether IV increments are in "expanded" form and/or can be safely hoisted above some insertion point.

Fixes PR11783: SCEVExpander assert.

llvm-svn: 148535
 2012-01-20 07:41:13 +00:00
Craig Topper
e2d3f3060d Add support for selecting 256-bit PALIGNR. 
llvm-svn: 148532
 2012-01-20 05:53:00 +00:00
Rafael Espindola
5af87be2ba cmake: pass -fvisibility-inlines-hidden if it is supported. In a 
Release+Asserts build with -DBUILD_SHARED_LIBS=ON, the install
directory goes from 72MB to 70MB.

llvm-svn: 148530
 2012-01-20 04:07:48 +00:00
Eli Friedman
d13443515e Remove a low-quality test which was failing on Windows; test/CodeGen/X86/sret.ll is a better test for the relevant behavior. 
llvm-svn: 148526
 2012-01-20 02:06:40 +00:00
Bill Wendling
f599e9d12a When lowering the 'resume' instruction, look to see if we can eliminate the 
'insertvalue' instructions that recreate the structure returned by the
'landingpad' instruction. Because the 'insertvalue' instruction isn't supported
by FastISel, this can save a bit of time during -O0 compilation.

llvm-svn: 148520
 2012-01-20 00:53:28 +00:00
Eli Friedman
ffa3b8b5f1 Support MSVC x86-32 sret convention. PR11688. Patch by Joe Groff. 
llvm-svn: 148513
 2012-01-20 00:05:46 +00:00
Chad Rosier
ce02cd3faa Fix typo. 
llvm-svn: 148497
 2012-01-19 21:50:08 +00:00
Benjamin Kramer
b3479ef519 Silence warnings about mixing enums. 
llvm-svn: 148495
 2012-01-19 21:11:13 +00:00
Owen Anderson
989d05dfdb Add a dump() implementation for sub-instruction MCOperands. 
llvm-svn: 148493
 2012-01-19 19:32:20 +00:00
Owen Anderson
61bdf3c55c Add a new form of MCOperand, for representing sub-instructions. This is intended for supporting bundles through the MC layer, rather than lowering them pre-MC as we currently do for Thumb2 IT blocks. Since these sub-instruction operands hold pointers to the sub-instructions, it is the responsibility of the target's AsmPrinter to provide storage for them for the duration of the EmitInstruction() call. 
llvm-svn: 148492
 2012-01-19 19:24:37 +00:00
Dan Gohman
9bb84ffb6c Set the "tail" flag on pattern-matched objc_storeStrong calls. 
rdar://10531041.

llvm-svn: 148490
 2012-01-19 19:14:36 +00:00
Devang Patel
b42cea31aa Post process 'and', 'sub' instructions and select better encoding, if available. 
llvm-svn: 148489
 2012-01-19 18:40:55 +00:00
Nick Lewycky
522fc7d29f Actually, this code handles wrapped sets just fine. Noticed by inspection. 
llvm-svn: 148487
 2012-01-19 18:19:42 +00:00
Devang Patel
27ef211648 Intel syntax: There is no need to create unary expr for simple negative displacement. 
llvm-svn: 148486
 2012-01-19 18:15:51 +00:00
Devang Patel
999eaa4b85 Post process 'xor', 'or' and 'cmp' instructions and select better encoding, if available. 
llvm-svn: 148485
 2012-01-19 17:53:25 +00:00
Evgeniy Stepanov
f329e9ee4d Emit ARM EHABI unwinding instructions for 3 more Thumb instructions. 
llvm-svn: 148473
 2012-01-19 12:53:06 +00:00
Craig Topper
cee7bd6b73 Folding table additions and fixes for AVX. 
llvm-svn: 148467
 2012-01-19 08:50:38 +00:00
Craig Topper
3d928aa51b Merge 128-bit and 256-bit SHUFPS/SHUFPD handling. 
llvm-svn: 148466
 2012-01-19 08:19:12 +00:00
Evan Cheng
5a5dfca748 More bundle related API additions. 
llvm-svn: 148465
 2012-01-19 07:47:03 +00:00
Evan Cheng
860e0dcf72 Rewriter should definitly rewrite instructions inside bundles. 
llvm-svn: 148464
 2012-01-19 07:46:36 +00:00
Chris Lattner
b57d05e24b Introduce a new MutableArrayRef class, which refers to a series of mutable 
T's that are consequtively in memory.

llvm-svn: 148463
 2012-01-19 06:34:52 +00:00
Evan Cheng
fe9c0eef4b Enhance finalizeBundle to return end of bundle iterator because it makes sense. 
llvm-svn: 148462
 2012-01-19 06:13:10 +00:00
Jim Grosbach
8a63389253 ARM assembly diagnostic caret in better position for FPImm. 
llvm-svn: 148459
 2012-01-19 02:47:30 +00:00
Jim Grosbach
87e683580c Thumb2 relaxation for tADR to t2ADR. 
llvm-svn: 148456
 2012-01-19 02:09:38 +00:00
Jim Grosbach
ad42e2fc2a Add comment and fix range check in condition. 
llvm-svn: 148455
 2012-01-19 01:50:30 +00:00
Jim Grosbach
48afa48c3e Add testcase. 
llvm-svn: 148454
 2012-01-19 01:36:59 +00:00
Lang Hames
059e79c753 Added methods to get the live range immediately before a given slot. Intended to parallel the getVNInfoBefore method. 
llvm-svn: 148453
 2012-01-19 01:36:06 +00:00
Nick Lewycky
9888a01041 Space after punctuation. 
llvm-svn: 148451
 2012-01-19 01:13:47 +00:00
Evan Cheng
86ca08f633 - Slight change to finalizeBundle() interface. LastMI is not exclusive (pointing 
to instruction right after the last instruction in the bundle.
- Add a finalizeBundle() variant that doesn't specify LastMI. Instead, the code
  will find the last instruction in the bundle by following the 'InsideBundle'
  marker. This is useful in case bundles are formed early (i.e. during MI
  scheduling) but finalized later (i.e. after register allocator has finished
  rewriting virtual registers with physical registers).

llvm-svn: 148444
 2012-01-19 00:46:06 +00:00
Nick Lewycky
c1e7e2eaf6 Add a TargetOption for disabling tail calls. 
llvm-svn: 148442
 2012-01-19 00:34:10 +00:00
Evan Cheng
cfc7639cc7 Rename Finalizebundle to finalizeBundle to conform to coding guideline. 
llvm-svn: 148440
 2012-01-19 00:06:10 +00:00
Jakob Stoklund Olesen
498e016c87 Add experimental -x86-use-regmask command line option. 
It adds register mask operands to x86 call instructions.  Once all the
backend passes support register mask operands, this will be permanently
enabled.

llvm-svn: 148438
 2012-01-18 23:52:22 +00:00
Jakob Stoklund Olesen
85ef53eb8d Ignore register mask operands when lowering instructions to MC. 
This is similar to implicit register operands.  MC doesn't understand
register liveness and call clobbers.

llvm-svn: 148437
 2012-01-18 23:52:19 +00:00
Jakob Stoklund Olesen
acb9eccef3 Add a RegisterMaskSDNode class. 
This SelectionDAG node will be attached to call nodes by LowerCall(),
and eventually becomes a MO_RegisterMask MachineOperand on the
MachineInstr representing the call instruction.

LowerCall() will attach a register mask that depends on the calling
convention.

llvm-svn: 148436
 2012-01-18 23:52:12 +00:00
Rafael Espindola
700f91def8 Add support for the gnueabihf environment. Patch by Sylvestre Ledru. 
llvm-svn: 148434
 2012-01-18 23:35:29 +00:00
Jim Grosbach
b7ab9edb4e Thumb2 alternate syntax for LDR(literal) and friends. 
Explicit pc-relative syntax. For example, "ldrb r2, [pc, #-22]".

rdar://10250964

llvm-svn: 148432
 2012-01-18 22:46:46 +00:00
Devang Patel
ee49d825b1 Process instructions after match to select alternative encoding which may be more desirable. 
llvm-svn: 148431
 2012-01-18 22:42:29 +00:00
Jim Grosbach
fc85e00ba5 Replace FIXME with explanatory comment. 
llvm-svn: 148427
 2012-01-18 22:04:42 +00:00
Jim Grosbach
a1e220fa82 Thumb2 relaxation for LDR(literal). 
If the fixup is out of range for the Thumb1 instruction, relax it
to the Thumb2 encoding instead.

rdar://10711829

llvm-svn: 148424
 2012-01-18 21:54:16 +00:00
Jim Grosbach
9de520d7ad MCAssembler tweak for determining when a symbol difference is resolved. 
If the two fragments are in the same Atom, then the difference
expression is resolvable at compile time. Previously we were checking
that they were in the same fragment, but that breaks down in the
presence of instruction relaxation which has multiple fragments in the
same atom.

rdar://10711829

llvm-svn: 148423
 2012-01-18 21:54:12 +00:00
Jim Grosbach
956279e57a Rename pattern for clarity. 
llvm-svn: 148422
 2012-01-18 21:54:09 +00:00
Dan Gohman
7e17e84f9c Add a depth limit to avoid runaway recursion. 
llvm-svn: 148419
 2012-01-18 21:24:45 +00:00
Dan Gohman
48f4e5752e Use llvm.global_ctors to locate global constructors instead 
of recognizing them by name.

llvm-svn: 148416
 2012-01-18 21:19:38 +00:00
Jakub Staszak
edd8e46c61 Remove trailing spaces and unneeded includes. 
llvm-svn: 148415
 2012-01-18 21:16:33 +00:00
Nadav Rotem
d5e875c776 Document the fact that the selection dag changes the vselect condition type 
llvm-svn: 148411
 2012-01-18 20:50:30 +00:00