RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 12:33:33 +02:00
Code Issues Projects Releases Wiki Activity
61,768 Commits 4 Branches 5 Tags 704 MiB
aecd43c04e
Commit Graph

1282 Commits

Author SHA1 Message Date
Duncan Sands
aecd43c04e Remove pointless and unused variables. 
llvm-svn: 107130
 2010-06-29 12:48:49 +00:00
Bill Wendling
4fe5512827 Reduce indentation via early exit. NFC. 
llvm-svn: 107067
 2010-06-28 21:08:32 +00:00
Gabor Greif
14814144af use ArgOperand API 
llvm-svn: 106944
 2010-06-26 11:51:52 +00:00
Dale Johannesen
b1fc776fca The hasMemory argument is irrelevant to how the argument 
for an "i" constraint should get lowered; PR 6309.  While
this argument was passed around a lot, this is the only
place it was used, so it goes away from a lot of other
places.

llvm-svn: 106893
 2010-06-25 21:55:36 +00:00
Bill Wendling
3f9cb6828a - Reapply r106066 now that the bzip2 build regression has been fixed. 
- 2010-06-25-CoalescerSubRegDefDead.ll is the testcase for r106878.

llvm-svn: 106880
 2010-06-25 20:48:10 +00:00
Dale Johannesen
257b602b8b Disallow matching "i" constraint to symbol addresses when 
address requires a register or secondary load to compute
(most PIC modes).  This improves "g" constraint handling.  8015842.

The test from 2007 is attempting to test the fix for PR1761,
but since -relocation-model=static doesn't work on Darwin
x86-64, it was not testing what it was supposed to be testing
and was passing erroneously.  Fixed to use Linux x86-64.

llvm-svn: 106779
 2010-06-24 20:14:51 +00:00
Dan Gohman
a08a9b8a0b Reapply r106634, now that the bug it exposed is fixed. 
llvm-svn: 106746
 2010-06-24 14:30:44 +00:00
Dan Gohman
214ba7c014 Fix a bug in the code which determines when it's safe to use the 
bt instruction, which was exposed by r106263.

llvm-svn: 106718
 2010-06-24 02:07:59 +00:00
Daniel Dunbar
be50ef88bd Revert r106263, "Fold the ShrinkDemandedOps pass into the regular DAGCombiner pass,"... it was causing both 'file' (with clang) and 176.gcc (with llvm-gcc) to be miscompiled. 
llvm-svn: 106634
 2010-06-23 17:09:26 +00:00
Jim Grosbach
ef4e0249a0 The generic DAG combiner can now fold atomic fences when needed, so switch 
to using that.

llvm-svn: 106633
 2010-06-23 16:25:07 +00:00
Daniel Dunbar
e6ee7409b9 Revert r106066, "Create a more targeted fix for not sinking instructions into a range where it"... it causes bzip2 to be miscompiled by Clang. 
Conflicts:

	lib/CodeGen/MachineSink.cpp

llvm-svn: 106614
 2010-06-23 00:48:25 +00:00
Jim Grosbach
69e4d59ce5 fix typo 
llvm-svn: 106574
 2010-06-22 20:52:02 +00:00
Nick Lewycky
059e327790 Fix warning in no-asserts build. 
llvm-svn: 106405
 2010-06-20 20:27:42 +00:00
Dan Gohman
e9dfb84007 Change UpdateNodeOperands' operand and return value from SDValue to 
SDNode *, since it doesn't care about the ResNo value.

llvm-svn: 106282
 2010-06-18 15:30:29 +00:00
Dan Gohman
9443053ec4 Delete unused variables. 
llvm-svn: 106280
 2010-06-18 14:32:32 +00:00
Dan Gohman
0b5b93b20d Eliminate unnecessary uses of getZExtValue(). 
llvm-svn: 106279
 2010-06-18 14:22:04 +00:00
Dan Gohman
22ff84372b isValueValidForType can be a static member function. 
llvm-svn: 106278
 2010-06-18 14:01:07 +00:00
Dan Gohman
8185674354 Fold the ShrinkDemandedOps pass into the regular DAGCombiner pass, 
which is faster, simpler, and less surprising.

llvm-svn: 106263
 2010-06-18 01:05:21 +00:00
Bill Wendling
9b8de6dcec Create a more targeted fix for not sinking instructions into a range where it 
will conflict with another live range. The place which creates this scenerio is
the code in X86 that lowers a select instruction by splitting the MBBs. This
eliminates the need to check from the bottom up in an MBB for live pregs.

llvm-svn: 106066
 2010-06-15 23:46:31 +00:00
Eric Christopher
3d8b19a2f9 For 32-bit non-pic tlv mach-o addressing we don't need a pic base or 
a relative address.

llvm-svn: 106064
 2010-06-15 23:08:42 +00:00
Eric Christopher
5f10974e92 Ensure that mov and not lea are used to stick the address into 
the register.  While we're at it, make sure it's in the right one.

llvm-svn: 105645
 2010-06-08 22:04:25 +00:00
Dale Johannesen
ae0a144c39 Fix some liveout handling related to tail calls, see comments. 
I don't think this ever resulted in problems on x86, but it
would on ARM.

llvm-svn: 105509
 2010-06-05 00:30:45 +00:00
Eric Christopher
30010cae3a Add first pass at darwin tls compiler support. 
llvm-svn: 105381
 2010-06-03 04:07:48 +00:00
Eli Friedman
eea94d2222 Fix comment so it doesn't include comments which are irrelevant to the x86 
backend.  Add a FIXME noting what can be fixed here.

llvm-svn: 105342
 2010-06-02 19:35:46 +00:00
Dan Gohman
8a72efff3e Use comments to document non-obvious code rather than 
mailing list archives.

llvm-svn: 105341
 2010-06-02 19:13:40 +00:00
Eli Friedman
c4b5d67cdc Don't try to custom-lower 64-bit add-with-overflow and friends on x86-32; the 
x86 backend currently doesn't know how to handle them.

This doesn't really fix anything because LegalizeTypes doesn't know how to
handle them either.  We do get a better error message, though.

llvm-svn: 105305
 2010-06-02 00:27:18 +00:00
Evan Cheng
96bdf3e6f1 Fix PR7193: if sibling call address can take a register, make sure there are enough registers available by counting inreg arguments. 
llvm-svn: 105092
 2010-05-29 01:35:22 +00:00
Dale Johannesen
b54d197c10 Fix comment typos. 
llvm-svn: 105059
 2010-05-28 23:24:28 +00:00
Dale Johannesen
b5a636f86e Mark some math lib intrinsic nodes Legal on SSE4.1. 
No functional effect as these nodes are not generated yet.

llvm-svn: 104879
 2010-05-27 20:12:41 +00:00
Dan Gohman
ba64544096 FastISel doesn't yet handle callee-pop functions. 
To support this, move IsCalleePop from X86ISelLowering to X86Subtarget.

llvm-svn: 104866
 2010-05-27 18:43:40 +00:00
Zhongxing Xu
2ae552a6c3 SRetReturnReg was set in LowerFormalArguments(). So only assert it here. 
llvm-svn: 104691
 2010-05-26 08:10:02 +00:00
Evan Cheng
241d2c434e Implement @llvm.returnaddress. rdar://8015977. 
llvm-svn: 104421
 2010-05-22 01:47:14 +00:00
Dale Johannesen
787ace240c Previous commit message should refer to 104308. 
llvm-svn: 104337
 2010-05-21 18:44:47 +00:00
Dale Johannesen
38109a0b04 Fix two bugs in 104348: 
Case where MMX is disabled wasn't handled right.
MMX->MMX bitconverts are Legal.

llvm-svn: 104336
 2010-05-21 18:40:15 +00:00
Dale Johannesen
d0a5fdb32f Fix i64->f64 conversion, x86-64, -no-sse. A bit 
tricky since there's a 3rd 64-bit type, MMX vectors.
PR 7135.

llvm-svn: 104308
 2010-05-21 00:52:33 +00:00
Evan Cheng
46e08acfa5 Code refactoring: pull SchedPreference enum from TargetLowering.h to TargetMachine.h and put it in its own namespace. 
llvm-svn: 104147
 2010-05-19 20:19:50 +00:00
Dale Johannesen
cf2d4b9f91 Revert 103911; it broke a test that expects bitconvert 
<1xi64> -> i64 to work in MMX registers on hosts where -no-sse
is the default (not mine).  The right thing is
to accept this and make i64->f64 conversions go through memory,
but I don't have time right now.

llvm-svn: 103914
 2010-05-16 20:19:04 +00:00
Dale Johannesen
15dce10b5a Make x86-64 64-bit bitconvert work when SSE is not available. 
(This worked as of about 6 months ago and I didn't track down
exactly what broke it; I think this fix is appropriate.)

llvm-svn: 103911
 2010-05-16 18:22:38 +00:00
Anton Korobeynikov
925a32ae37 Add support for thiscall calling convention. 
Patch by Charles Davis and Steven Watanabe!

llvm-svn: 103902
 2010-05-16 09:08:45 +00:00
Dale Johannesen
82dfdcdde7 Fix uint64->{float, double} conversion to do rounding correctly in 32-bit. 
The implementation in LegalizeIntegerTypes to handle this as 
sint64->float + appropriate power of 2 is subject to double rounding,
considered incorrect by numerics people.  Use this implementation only
when it is safe.  This leads to using library calls in some cases
that produced inline code before, but it's correct now.
(EVTToAPFloatSemantics belongs somewhere else, any suggestions?)

Add a correctly rounding (though not particularly fast) conversion
that uses X87 80-bit computations for x86-32.

7885399, 5901940.  This shows up in gcc.c-torture/execute/ieee/rbug.c
in the gcc testsuite on some platforms.

llvm-svn: 103883
 2010-05-15 18:51:12 +00:00
Bill Wendling
e346a38ed4 Rename "HasCalls" in MachineFrameInfo to "AdjustsStack" to better describe what 
the variable actually tracks.

N.B., several back-ends are using "HasCalls" as being synonymous for something
that adjusts the stack. This isn't 100% correct and should be looked into.

llvm-svn: 103802
 2010-05-14 21:14:32 +00:00
Dan Gohman
6517cc1dd9 Lowering of atomic instructions can result in operands being 
used more than once. If ISel had put a kill flag on one of them,
it's not valid to transfer the kill flag to each new instance.

llvm-svn: 103799
 2010-05-14 21:01:44 +00:00
Dan Gohman
fb6f4da0e0 Implement a bunch more TargetSelectionDAGInfo infrastructure. 
Move EmitTargetCodeForMemcpy, EmitTargetCodeForMemset, and
EmitTargetCodeForMemmove out of TargetLowering and into
SelectionDAGInfo to exercise this.

llvm-svn: 103481
 2010-05-11 17:31:57 +00:00
Dan Gohman
68f04d06c8 Get rid of the EdgeMapping map. Instead, just check for BasicBlock 
changes before doing phi lowering for switches.

llvm-svn: 102809
 2010-05-01 00:01:06 +00:00
Dan Gohman
a78e35e7d9 Make this code less confusing. Instead of reassigning BB, just operate 
on the original variables, so it's easier to see what is being done
to which blocks.

llvm-svn: 102759
 2010-04-30 20:14:26 +00:00
Dan Gohman
c283eda8ab Remove the -disable-16bit command-line option, which is now obsolete. 
llvm-svn: 102730
 2010-04-30 18:30:26 +00:00
Evan Cheng
9303b11e47 Another sibcall bug. If caller and callee calling conventions differ, then it's only safe to do a tail call if the results are returned in the same way. 
llvm-svn: 102683
 2010-04-30 01:12:32 +00:00
Evan Cheng
d4fe387eb8 Enable i16 to i32 promotion by default. 
llvm-svn: 102493
 2010-04-28 08:30:49 +00:00
Evan Cheng
4e5846c61e Unbreak the build. Only form shld / shrd after legalization. 
llvm-svn: 102488
 2010-04-28 02:25:18 +00:00
Evan Cheng
b7bb090d5d Rather than having a ton of patterns for double shift instructions, e.g. SHLD16rrCL, just perform custom dag combine to form x86 specific dag so they match to the same pattern. This also makes sure later dag combine do not cause isel to miss them (e.g. promoting i16 to i32). 
llvm-svn: 102485
 2010-04-28 01:18:01 +00:00