RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-28 06:22:51 +01:00
Code Issues Projects Releases Wiki Activity
67,934 Commits 4 Branches 5 Tags 704 MiB
d5c17d5981
Commit Graph

16639 Commits

Author SHA1 Message Date
Bill Wendling
c2693dcc02 Thumb encodings for conditional moves. 
llvm-svn: 120334
 2010-11-29 22:37:46 +00:00
Jim Grosbach
89e90b7310 Pseudo-ize Thumb2 jump tables with explicit MC lowering to the raw 
instructions. This simplifies instruction printing and disassembly.

llvm-svn: 120333
 2010-11-29 22:37:40 +00:00
Bill Wendling
15e68b7a35 Refactor some of the "disassembly-only" instructions into a base class. This 
reduces some code duplication.

llvm-svn: 120326
 2010-11-29 22:15:03 +00:00
Eric Christopher
625238ff3e Update fastisel for the changes in r120272. 
llvm-svn: 120324
 2010-11-29 21:56:23 +00:00
Jim Grosbach
71042b51a1 Rename t2 TBB and TBH instructions to reference that they encode the jump table 
data. Next up, pseudo-izing them.

llvm-svn: 120320
 2010-11-29 21:28:32 +00:00
Owen Anderson
4b82810d8c Improving the factoring of several instruction encodings. 
llvm-svn: 120317
 2010-11-29 20:38:48 +00:00
Bob Wilson
aa197b07e6 Add support for NEON VLD3-dup instructions. 
llvm-svn: 120312
 2010-11-29 19:35:29 +00:00
Bob Wilson
cb675664c4 Fix copy-and-paste errors in VLD2-dup scheduling itineraries. 
llvm-svn: 120311
 2010-11-29 19:35:23 +00:00
Jim Grosbach
3e84f9d6cb ARM Pseudo-ize tBR_JTr. 
llvm-svn: 120310
 2010-11-29 19:32:47 +00:00
Owen Anderson
049177ff7f Thumb2 encodings for MSR and MRS. 
llvm-svn: 120309
 2010-11-29 19:29:15 +00:00
Owen Anderson
78d84a1921 Thumb2 encodings for system instructions. 
llvm-svn: 120307
 2010-11-29 19:22:08 +00:00
Owen Anderson
b29182b60f Thumb2 encodings for branches and IT blocks. 
llvm-svn: 120306
 2010-11-29 18:54:38 +00:00
Jim Grosbach
0d235c0c37 The ARM BR_JT* pseudos don't need to use the printer jtblock_operand node to 
get the pretty-printer. That's handled explicityly by the MC lowering now.

llvm-svn: 120305
 2010-11-29 18:53:24 +00:00
Michael J. Spencer
4a63404543 I swear I did a make clean and make before committing all this... 
llvm-svn: 120304
 2010-11-29 18:47:54 +00:00
Jim Grosbach
9e2ed21ad0 Switch ARM BR_JTm and BR_JTr instructions to be MC-expanded pseudos. 
llvm-svn: 120303
 2010-11-29 18:37:44 +00:00
Michael J. Spencer
d5ec932c3a Merge System into Support. 
llvm-svn: 120298
 2010-11-29 18:16:10 +00:00
Kalle Raiskila
71dec6ff42 Handle lshr for i128 correctly on SPU also when 
shiftamount > 7.

llvm-svn: 120288
 2010-11-29 14:44:28 +00:00
Kalle Raiskila
45865e9165 Enable PostRA scheduling for SPU. 
This speeds up selected test cases with up to
5% - no slowdowns observed.

llvm-svn: 120286
 2010-11-29 10:30:25 +00:00
Kalle Raiskila
64f85ff7b3 Allow machine LICM to do its job on SPU. 
-return a sensible value for register pressure
-add pattern to 'ila' instrucion

llvm-svn: 120285
 2010-11-29 10:08:09 +00:00
Kalle Raiskila
46d01503cd Add missing i128 case. 
llvm-svn: 120284
 2010-11-29 09:36:26 +00:00
Bill Wendling
c0055893db Add more Thumb encodings. 
llvm-svn: 120279
 2010-11-29 01:07:48 +00:00
Bill Wendling
b54752da15 More Thumb encodings. 
llvm-svn: 120278
 2010-11-29 01:00:43 +00:00
Bill Wendling
8f0b624061 Add Thumb encodings for REV instructions. 
llvm-svn: 120277
 2010-11-29 00:42:50 +00:00
Bill Wendling
d233cab1eb Add more Thumb encodings. 
llvm-svn: 120272
 2010-11-29 00:18:15 +00:00
Rafael Espindola
d5f118a011 Make EmitIntValue non virtual. 
llvm-svn: 120271
 2010-11-28 23:22:44 +00:00
Rafael Espindola
9287c4b38f Move lowering of TLS_addr32 and TLS_addr64 to X86MCInstLower. 
llvm-svn: 120263
 2010-11-28 21:16:39 +00:00
Chris Lattner
a11c5c5c32 fix PR8686, accepting a 'b' suffix at the end of all the setcc 
instructions.  I choose to handle this with an asmparser hack,
though it could be handled by changing all the instruction definitions
to allow be "setneb" instead of "setne".  The asm parser hack is
better in this case, because we want the disassembler to produce
setne, not setneb.

llvm-svn: 120260
 2010-11-28 20:23:50 +00:00
Nicolas Geoffray
9705544e7c When emitting a single function with cppgen=function, you don't want to emit 
initializers of global variables used in the function.
Also make sure to emit the operands of a constant.

llvm-svn: 120253
 2010-11-28 18:00:53 +00:00
Rafael Espindola
38c559954c Move the PTXMCAsmStreamer class to the .cpp file. 
llvm-svn: 120241
 2010-11-28 14:48:34 +00:00
Rafael Espindola
f77005db2b Define generic 1, 2 and 4 byte pc relative relocations. They are common 
and at least the 4 byte one will be needed to implement the .cfi_* directives.

llvm-svn: 120240
 2010-11-28 14:17:56 +00:00
Bob Wilson
3bb61d1932 Add support for NEON VLD2-dup instructions. 
llvm-svn: 120236
 2010-11-28 06:51:26 +00:00
Bob Wilson
f4df482b0d Another minor refactoring for VLD1DUP instructions. 
The op11_8 field is the same for all of them so put it in the instruction
classes instead of specifying it separately for each instruction.

llvm-svn: 120234
 2010-11-28 06:51:15 +00:00
Bob Wilson
edf156f4af Add entry in getTargetNodeName() for ARMISD::VBICIMM. 
llvm-svn: 120233
 2010-11-28 06:51:11 +00:00
Anton Korobeynikov
598465c605 Move more PEI-related hooks to TFI 
llvm-svn: 120229
 2010-11-27 23:05:25 +00:00
Anton Korobeynikov
c87f68e32e Move callee-saved regs spills / reloads to TFI 
llvm-svn: 120228
 2010-11-27 23:05:03 +00:00
Rafael Espindola
45cd9713f2 Lower TLS_addr32 and TLS_addr64. 
llvm-svn: 120225
 2010-11-27 20:43:02 +00:00
Rafael Espindola
6f5680f4a0 Implement the data16 prefix. 
llvm-svn: 120224
 2010-11-27 20:29:45 +00:00
Bob Wilson
3e64f6b309 Refactor. Set alignment bit in VLD1-dup instruction classes. 
llvm-svn: 120197
 2010-11-27 07:12:02 +00:00
Bob Wilson
cbd6281807 Add NEON VLD1-dup instructions (load 1 element to all lanes). 
llvm-svn: 120194
 2010-11-27 06:35:16 +00:00
Bob Wilson
c66e4574f1 Fix incorrect scheduling itineraries for NEON vld1/vst1 instructions. 
I added these instructions recently but I have no idea where these "1"
values in the NextCycles field came from.  As far as I can tell now,
these instruction stages are clearly intended to overlap.

llvm-svn: 120193
 2010-11-27 06:35:09 +00:00
Daniel Dunbar
bcc15fb05d MC/Mach-O: Switch to using MachOFormat.h. 
- I'm leaving MachO.h, because I believe it has external consumers, but I would really like to eliminate it (we have stylistic disagreements with one another).

llvm-svn: 120187
 2010-11-27 04:38:36 +00:00
Rafael Espindola
0641196380 Remove the unused TheTarget member. 
llvm-svn: 120168
 2010-11-26 04:24:21 +00:00
Rafael Espindola
e3dc1c951c Use multiple 0x66 prefixes so that all nops up to 15 bytes are a single instruction. 
llvm-svn: 120147
 2010-11-25 17:14:16 +00:00
Benjamin Kramer
35b0f6e5a6 Namespacify. 
llvm-svn: 120146
 2010-11-25 16:42:51 +00:00
Wesley Peck
66641a7c04 Updating MBlaze .mask and .frame directives to match GCC's output and fixing regression introduced in 120095 by checking MCStreamer::hasRawTextSupport. 
llvm-svn: 120097
 2010-11-24 16:32:35 +00:00
Wesley Peck
0e324a205e 1. Fixing error where basic block labels were not being printed out when they need to be for the MBlaze backend because AsmPrinter::isBlockOnlyReachableByFallthrough does not take into account delay slots. 
2. Re-adding .mask and .frame directives in printed assembly.
3. Adding .ent and .end directives in printed assembly.
4. Minor cleanups to MBlaze backend.

llvm-svn: 120095
 2010-11-24 15:39:32 +00:00
Kalle Raiskila
edb28eb356 Use i8 as SETCC result type for i1 in SPU. 
llvm-svn: 120092
 2010-11-24 12:59:16 +00:00
Kalle Raiskila
b017eaea7b Allow for 'fcmp ogt' in SPU. 
Fix by Visa Putkinen!

llvm-svn: 120090
 2010-11-24 11:42:17 +00:00
Benjamin Kramer
8d7096e8ca The srem -> urem transform is not safe for any divisor that's not a power of two. 
E.g. -5 % 5 is 0 with srem and 1 with urem.

Also addresses Frits van Bommel's comments.

llvm-svn: 120049
 2010-11-23 20:33:57 +00:00
Jason W Kim
b1725a8110 Move the ARM reloc constants to Support/ELF.h 
llvm-svn: 120035
 2010-11-23 19:40:36 +00:00
Bob Wilson
ff0e6b1252 Recognize sign/zero-extended constant BUILD_VECTORs for VMULL operations. 
We need to check if the individual vector elements are sign/zero-extended
values.  For now this only handles constants values.  Radar 8687140.

llvm-svn: 120034
 2010-11-23 19:38:38 +00:00
Benjamin Kramer
c8e6037e7d InstCombine: Reduce "X shift (A srem B)" to "X shift (A urem B)" iff B is positive. 
This allows to transform the rem in "1 << ((int)x % 8);" to an and.

llvm-svn: 120028
 2010-11-23 18:52:42 +00:00
Kalle Raiskila
f71cc94c91 Division by pow-of-2 is not cheap on SPU, do it with 
shifts.

llvm-svn: 120022
 2010-11-23 13:27:59 +00:00
Rafael Espindola
72c8de703d Implement the rex64 prefix. 
llvm-svn: 120017
 2010-11-23 11:23:24 +00:00
Rafael Espindola
6f069fc35f Produce a relocation for pcrel absolute values. Based on a patch by David Meyer. 
llvm-svn: 120006
 2010-11-23 07:20:12 +00:00
Wesley Peck
d589353ad0 Renaming ISD::BIT_CONVERT to ISD::BITCAST to better reflect the LLVM IR concept. 
llvm-svn: 119990
 2010-11-23 03:31:01 +00:00
Rafael Espindola
492580fa9a Remove duplicated constants. Thanks to Jason for noticing it. 
llvm-svn: 119985
 2010-11-22 21:49:05 +00:00
Benjamin Kramer
b5a2a81094 InstCombine: Implement X - A*-B -> X + A*B. 
llvm-svn: 119984
 2010-11-22 20:31:27 +00:00
Evan Cheng
e6d55cd247 Fix epilogue codegen to avoid leaving the stack pointer in an invalid 
state. Previously Thumb2 would restore sp from fp like this:
mov sp, r7
sub, sp, #4
If an interrupt is taken after the 'mov' but before the 'sub', callee-saved
registers might be clobbered by the interrupt handler. Instead, try
restoring directly from sp:
add sp, #4
Or, if necessary (with VLA, etc.) use a scratch register to compute sp and
then restore it:
sub.w r4, r7, #8
mov sp, r7
rdar://8465407

llvm-svn: 119977
 2010-11-22 18:12:04 +00:00
Kalle Raiskila
8f1131e569 Fix a bug with extractelement on SPU. 
In the attached testcase, the element was
never extracted (missing rotate).

llvm-svn: 119973
 2010-11-22 16:28:26 +00:00
Benjamin Kramer
632a91cba5 Implement the "if (X == 6 || X == 4)" -> "if ((X|2) == 6)" optimization. 
This currently only catches the most basic case, a two-case switch, but can be
extended later.

llvm-svn: 119964
 2010-11-22 09:45:38 +00:00
Duncan Sands
99ff019c87 Fix a compiler warning about Kind being used uninitialized 
when assertions are disabled.

llvm-svn: 119962
 2010-11-22 09:38:00 +00:00
Eric Christopher
662ad8ba93 Pseudos default to 4byte size, let the instruction size field notice 
that branch tables are special.

llvm-svn: 119954
 2010-11-21 23:38:19 +00:00
Wesley Peck
e25f241e37 Implement ELF object file writing support for the MBlaze backend. Its not perfect yet, but it works for many tests. 
llvm-svn: 119952
 2010-11-21 22:06:28 +00:00
Wesley Peck
911abf2bc0 Implement branch analysis in the MBlaze backend. 
llvm-svn: 119951
 2010-11-21 21:53:36 +00:00
Wesley Peck
470c56eef5 Make it a little bit more explicit that the MBlaze backend only supports upto 
32-bit immediate values.

llvm-svn: 119950
 2010-11-21 21:39:46 +00:00
Wesley Peck
d77425e427 Fix an error in the MBlaze delay slot filler where instructions that already 
fill a delay slot are moved to fill a different delay slot.

llvm-svn: 119949
 2010-11-21 21:36:12 +00:00
Chris Lattner
dd03f96698 apparently tailcalls are better on darwin/x86-64 than on linux? 
llvm-svn: 119947
 2010-11-21 18:59:20 +00:00
Bill Wendling
c5ab347eb6 More Thumb encodings. 
llvm-svn: 119940
 2010-11-21 11:49:36 +00:00
Bill Wendling
a472e7be70 Add encoding for ARM "trap" instruction. 
llvm-svn: 119938
 2010-11-21 11:05:29 +00:00
Bill Wendling
a017020098 The "trap" instruction is one of this which doesn't have a condition code. Hack 
the code to not add a "condition code" if it's trap.

llvm-svn: 119937
 2010-11-21 10:56:05 +00:00
Bill Wendling
3cce558ede - Give "trap" the correct encoding, at least according to Darwin's assembler. 
- Add comments saying where the encodings for other instructions came from.

llvm-svn: 119936
 2010-11-21 10:55:23 +00:00
Chris Lattner
4aaa7fbb98 implement PR8524, apparently mainline gas accepts movq as an alias for movd 
when transfering between i64 gprs and mmx regs.

llvm-svn: 119931
 2010-11-21 08:18:57 +00:00
Chris Lattner
ed3b3d47f6 add some random notes. 
llvm-svn: 119925
 2010-11-21 07:05:31 +00:00
Owen Anderson
0ec4da72fc Use by-name rather than by-order operand matching for some NEON encodings. 
llvm-svn: 119923
 2010-11-21 06:47:06 +00:00
Chris Lattner
908a01328c optimize: 
void a(int x) { if (((1<<x)&8)==0) b(); }

into "x != 3", which occurs over 100 times in 403.gcc but in no
other program in llvm-test.

llvm-svn: 119922
 2010-11-21 06:44:42 +00:00
Chris Lattner
09bf382b8f tail calls on x86 are implemented. 
llvm-svn: 119920
 2010-11-21 06:10:27 +00:00
Jim Grosbach
1476bfec1e BR_JTadd is ARM-only, so use the proper pseudo class to get the predicate. 
llvm-svn: 119918
 2010-11-21 01:26:01 +00:00
Bill Wendling
834a3bfb92 A few more thumb instruction MC encodings. 
llvm-svn: 119913
 2010-11-20 22:52:33 +00:00
Eric Christopher
38b8cfea6a Rewrite address handling to use a structure with all the possible address 
mode variables. Handle frame indexes in load/store and allocas again.

llvm-svn: 119912
 2010-11-20 22:38:27 +00:00
Eric Christopher
5a99947b98 STRH only needs the additional operand, not t2STRH. Also invert conditional 
to match the one from the load emitter above.

llvm-svn: 119911
 2010-11-20 22:01:38 +00:00
Anton Korobeynikov
e88ba0f100 Make this compile on case-sensitive file systemsw 
llvm-svn: 119905
 2010-11-20 16:14:57 +00:00
Anton Korobeynikov
ff8c52bd51 Move some more hooks to TargetFrameInfo 
llvm-svn: 119904
 2010-11-20 15:59:32 +00:00
Duncan Sands
028cf0619e On X86, MEMBARRIER, MFENCE, SFENCE, LFENCE are not target memory intrinsics, 
so don't claim they are.  They are allocated using DAG.getNode, so attempts
to access MemSDNode fields results in reading off the end of the allocated
memory.  This fixes crashes with "llc -debug" due to debug code trying to
print MemSDNode fields for these barrier nodes (since the crashes are not
deterministic, use valgrind to see this).  Add some nasty checking to try
to catch this kind of thing in the future.

llvm-svn: 119901
 2010-11-20 11:25:00 +00:00
Bill Wendling
00481555e0 Add more Thumb add instruction encodings. 
llvm-svn: 119883
 2010-11-20 01:18:47 +00:00
Bill Wendling
4fb2131b0a Add Thumb encodings for some add instructions. 
llvm-svn: 119882
 2010-11-20 01:00:29 +00:00
Bill Wendling
cd27d03d93 Add more encodings for Thumb instructions. 
llvm-svn: 119881
 2010-11-20 00:53:35 +00:00
Bill Wendling
2271583883 Have the getAddrMode3OpValue() function in ARMCodeEmitter.cpp produce the same 
value that the one in ARMMCCodeEmitter.cpp does.

llvm-svn: 119878
 2010-11-20 00:26:37 +00:00
Jim Grosbach
b2b99c9b64 Fix ARM LDR* post-indexed operand encoding. 
llvm-svn: 119869
 2010-11-19 23:14:43 +00:00
Bill Wendling
c568ce5bda Encodings for the compare instructions. 
llvm-svn: 119868
 2010-11-19 23:14:32 +00:00
Owen Anderson
023f096736 The Vm and Vn register fields must be the same for a register-register vmov. 
llvm-svn: 119867
 2010-11-19 23:12:43 +00:00
Evan Cheng
2b30babdcc Fix a cut-n-paste-error. 
llvm-svn: 119866
 2010-11-19 23:01:16 +00:00
Jim Grosbach
7445ae1145 Operand names 
llvm-svn: 119864
 2010-11-19 22:43:08 +00:00
Jim Grosbach
4d6c419ea2 trailing whitespace 
llvm-svn: 119863
 2010-11-19 22:42:55 +00:00
Eric Christopher
322b045c95 Don't need to save piecemeal now. 
llvm-svn: 119862
 2010-11-19 22:39:56 +00:00
Eric Christopher
899d8247c8 Update comment. 
llvm-svn: 119861
 2010-11-19 22:37:58 +00:00
Bill Wendling
65402c3a76 Add encodings for some of the thumb ADD instructions. Tests will come once the 
asm parser can handle them.

llvm-svn: 119860
 2010-11-19 22:37:33 +00:00
Eric Christopher
716f891687 Update comment. 
llvm-svn: 119859
 2010-11-19 22:36:41 +00:00
Jim Grosbach
69cad2c8b0 Clarify operand names. 
llvm-svn: 119858
 2010-11-19 22:36:02 +00:00
Eric Christopher
563a0d8b6b Refactor address mode handling into a single struct (ala x86), this 
should give allow a wider range of addressing modes.

No functional change.

llvm-svn: 119856
 2010-11-19 22:30:02 +00:00
Jim Grosbach
0a0b2ed163 Fix encoding for ARM MLS instruction. 
llvm-svn: 119855
 2010-11-19 22:22:37 +00:00
Jim Grosbach
a7213faf85 Add ARM encoding information for STRD. 
llvm-svn: 119852
 2010-11-19 22:14:31 +00:00
Jim Grosbach
bd80b3fe98 Shuffle things around a bit to keep like things together. Tidy up formatting. 
llvm-svn: 119851
 2010-11-19 22:06:57 +00:00
Bill Wendling
29f262163a Revert accidental commit. 
llvm-svn: 119850
 2010-11-19 22:06:18 +00:00
Bill Wendling
e2f19dfde3 Change long binary encodings to use hex instead. It's more readable. Also 
initialize missing bit.

llvm-svn: 119849
 2010-11-19 22:02:18 +00:00
Jim Grosbach
33930ff560 Factor out operand encoding bits for ARM addressing mode 2 store instructions. 
llvm-svn: 119846
 2010-11-19 21:35:06 +00:00
Jim Grosbach
b58de2a8c7 Delete another dead class. 
llvm-svn: 119844
 2010-11-19 21:16:08 +00:00
Jim Grosbach
dc695e7de2 whitespace tweak. 
llvm-svn: 119843
 2010-11-19 21:14:37 +00:00
Jim Grosbach
edef95dc56 Refactor PICSTR* instructions to really be pseudos. Nuke dead classes. 
llvm-svn: 119841
 2010-11-19 21:14:02 +00:00
Jim Grosbach
a57ac3e282 Rename ARM .td class AIldst1 to AI2ldst for consistency with the other classes. 
llvm-svn: 119840
 2010-11-19 21:07:51 +00:00
Jim Grosbach
9e50b14e34 Add ARM binary encoding information for the rest of the indexed loads. 
llvm-svn: 119821
 2010-11-19 19:41:26 +00:00
Jim Grosbach
7a92d84b46 Remove dead code. 
llvm-svn: 119815
 2010-11-19 18:18:37 +00:00
Jim Grosbach
c2ac477e54 ARM LDRD binary encoding. 
llvm-svn: 119812
 2010-11-19 18:16:46 +00:00
Jim Grosbach
be61a90b99 Remove hard tabs. 
llvm-svn: 119810
 2010-11-19 18:01:37 +00:00
Jim Grosbach
48531dd967 Remove trailing whitespace. 
llvm-svn: 119806
 2010-11-19 17:11:02 +00:00
Benjamin Kramer
6807d1b8fa Avoid release build warnings. 
llvm-svn: 119804
 2010-11-19 16:36:02 +00:00
Owen Anderson
99c5ea71f7 Fix decoding ambiguities of stdrex and ldrex. 
llvm-svn: 119801
 2010-11-19 13:11:50 +00:00
Evan Cheng
46ea6d0bf1 These instructions are thumb2 only. 
llvm-svn: 119793
 2010-11-19 06:28:11 +00:00
Evan Cheng
4a88903266 Fix an obvious oversight. 
llvm-svn: 119792
 2010-11-19 06:15:10 +00:00
Rafael Espindola
b33e5e07e1 Change some methods in MCDwarf.cpp to be able to handle an arbitrary 
MCStreamer instead of just MCObjectStreamer. Address changes cannot
be as efficient as we have to use DW_LNE_set_addres, but at least
most of the logic is shared.

This will be used so that, with CodeGen still using EmitDwarfLocDirective,
llvm-gcc is able to produce debug_line sections without needing an
assembler that supports .loc.

llvm-svn: 119777
 2010-11-19 02:26:16 +00:00
Bill Wendling
50a1812023 Add MC encodings for some Thumb instructions. Test for a few of them. The "bx 
lr" instruction cannot be tested just yet. It requires matching a "condition
code", but adding one of those makes things go south quickly...

llvm-svn: 119774
 2010-11-19 01:33:10 +00:00
Bill Wendling
48cce64ab5 Use array_pod_sort because the list is contiguous. 
llvm-svn: 119769
 2010-11-19 00:38:19 +00:00
Owen Anderson
fa216abdd5 Provide Thumb2 encodings for strex and ldrex. 
llvm-svn: 119768
 2010-11-19 00:28:38 +00:00
Jim Grosbach
941d812765 Minor cleanups to a few llvm_unreachable() calls. 
llvm-svn: 119767
 2010-11-19 00:27:09 +00:00
Bill Wendling
f433d71069 An 'unreachable' shouldn't have a '0 &&' prefix. 
llvm-svn: 119762
 2010-11-19 00:05:15 +00:00
Bill Wendling
ef43273c51 Add support for parsing the writeback ("!") token. 
llvm-svn: 119761
 2010-11-18 23:43:05 +00:00
Jason W Kim
331b7407c8 Fix .o emission of ARM movt/movw. MCSymbolRefExpr::VK_ARM_(HI||LO)16 for the .o path now works for ARM. 
Note: lo16AllZero remains in ARMInstrInfo.td - It can be factored out when Thumb movt is repaired.
Existing tests cover this update.

llvm-svn: 119760
 2010-11-18 23:37:15 +00:00
Owen Anderson
ca14474db4 Fix encodings for pkhbt, and fix some tests where I accidentally tested ARM mode instead of Thumb2. 
llvm-svn: 119755
 2010-11-18 23:29:56 +00:00
Anton Korobeynikov
ce676f96e1 Move getInitialFrameState() to TargetFrameInfo 
llvm-svn: 119754
 2010-11-18 23:25:52 +00:00
Jim Grosbach
6d88154077 ARM Encoding information for UXTAH and friends. 
llvm-svn: 119753
 2010-11-18 23:24:22 +00:00
Tanya Lattner
9cac0edef3 Fix bug in DAGCombiner for ARM that was trying to do a ShiftCombine on illegal types (vector should be split first). 
Added test case.

llvm-svn: 119749
 2010-11-18 22:06:46 +00:00
Bill Wendling
510e600542 Don't allocate the SmallVector of Registers. It gets messy figuring out who 
should delete what when the object gets copied around. It's also making valgrind
upset.

llvm-svn: 119747
 2010-11-18 21:50:54 +00:00
Owen Anderson
2f9d8861ac Provide Thumb2 encodings for mov's that come from MOVCC SDNodes. 
llvm-svn: 119744
 2010-11-18 21:46:31 +00:00
Jim Grosbach
0651dc456a Add ARM encoding information for LDRH post-increment. 
llvm-svn: 119743
 2010-11-18 21:43:37 +00:00
Anton Korobeynikov
269e7d3be1 Move hasFP() and few related hooks to TargetFrameInfo. 
llvm-svn: 119740
 2010-11-18 21:19:35 +00:00
Bob Wilson
2ada679434 Split up ARM LowerShift function. 
This function was being called from two different places for completely
unrelated reasons.  During type legalization, it was called to expand 64-bit
shift operations.  During operation legalization, it was called to handle
Neon vector shifts.  The vector shift code was not written to check for
illegal types, since it was assumed to be only called after type legalization.
Fixed this by splitting off the 64-bit shift expansion into a separate
function.  I don't have a particular testcase for this; I just noticed it
by inspection.

llvm-svn: 119738
 2010-11-18 21:16:28 +00:00
Owen Anderson
25dc3a4fe6 More Thumb2 encodings. 
llvm-svn: 119737
 2010-11-18 21:15:19 +00:00
Owen Anderson
eec8c82d32 Fill out the set of Thumb2 multiplication operator encodings. 
llvm-svn: 119733
 2010-11-18 20:32:18 +00:00
Bill Wendling
09c1d135be Missed the _RET versions of LDMIA. 
llvm-svn: 119726
 2010-11-18 19:44:29 +00:00
Eric Christopher
bc6a51d63f Rewrite stack callee saved spills and restores to use push/pop instructions. 
Remove movePastCSLoadStoreOps and associated code for simple pointer
increments. Update routines that depended upon other opcodes for save/restore.

Adjust all testcases accordingly.

llvm-svn: 119725
 2010-11-18 19:40:05 +00:00
Jim Grosbach
fd0bab72a7 ARMPseudoInst instructions should default to being considered a single 4-byte 
instruction. Any that may be expanded otherwise by MC lowering should
override this value. rdar://8683274

llvm-svn: 119713
 2010-11-18 18:01:40 +00:00
Chris Lattner
c85f76f7da trivial QoI improvement. On this invalid input: 
sahf	movl	344(%rdi),%r14d
we used to produce:

t.s:2:1: error: unexpected token in argument list

^

we now produce:
t.s:1:11: error: unexpected token in argument list
sahf	movl	344(%rdi),%r14d
    	    	^

rdar://8581401

llvm-svn: 119676
 2010-11-18 02:53:02 +00:00
Rafael Espindola
93a07b464e Change CodeGen to use .loc directives. This produces a lot more readable output 
and testing is easier.  A good example is the unknown-location.ll test that
now can just look for ".loc 1 0 0".  We also don't use a DW_LNE_set_address for
every address change anymore.

llvm-svn: 119613
 2010-11-18 02:04:25 +00:00
Evan Cheng
6b2be51f7e Silence compiler warnings. 
llvm-svn: 119610
 2010-11-18 01:43:23 +00:00
Jim Grosbach
082e9f2f2c Remove trailing whitespace. 
llvm-svn: 119608
 2010-11-18 01:39:50 +00:00
Jim Grosbach
2f9a2efb3c ARM PseudoInst instructions don't need or use an assembler string. Get rid of 
the operand to the pattern.

llvm-svn: 119607
 2010-11-18 01:38:26 +00:00
Evan Cheng
e63f6c7422 Code clean up. 
llvm-svn: 119604
 2010-11-18 01:28:51 +00:00
Jim Grosbach
205e0345c1 Add FIXME. 
llvm-svn: 119603
 2010-11-18 01:20:48 +00:00
Jim Grosbach
a42e2b0fcb Refactor the ARM PICADD and PICLDR* instructions to really be pseudos and not 
just pretend to be.

llvm-svn: 119602
 2010-11-18 01:15:56 +00:00
Owen Anderson
b7970b2c6a Try again at providing Thumb2 encodings for basic multiplication operators. 
llvm-svn: 119601
 2010-11-18 01:08:42 +00:00
Jim Grosbach
42d103250b Refactor a few ARM load instructions to better parameterize things and re-use 
common encoding information.

llvm-svn: 119598
 2010-11-18 00:46:58 +00:00
Owen Anderson
e8906ba112 Revert r119593 while I figure out my testing disagrees with the buildbot. 
llvm-svn: 119597
 2010-11-18 00:42:51 +00:00
Owen Anderson
47a64ab90c Provide correct Thumb2 encodings for basic multiplication operators. 
llvm-svn: 119593
 2010-11-18 00:19:10 +00:00
Jim Grosbach
5d9d8356fa Clean up LEApcrel instuction(s) a bit. It's not really a Pseudo, so don't mark 
it as such. Add some encoding information.

llvm-svn: 119588
 2010-11-17 23:33:14 +00:00
Owen Anderson
ea6ac4cdff Second attempt at correct encodings for Thumb2 bitfield instructions. 
llvm-svn: 119575
 2010-11-17 22:16:31 +00:00
Jim Grosbach
16aeabf0d5 Fix comment typo. 
llvm-svn: 119573
 2010-11-17 21:57:51 +00:00
Bob Wilson
a217a6e40b Change ARMGlobalMerge to keep BSS globals in separate pools. 
This completes the fixes for Radar 8673120.

llvm-svn: 119566
 2010-11-17 21:25:39 +00:00
Bob Wilson
819660b716 Fix ARMGlobalMerge pass to check if globals are entirely within range. 
It is generally not sufficient to check if the starting offset is in range
of the maximum offset that can be efficiently used for the target.

llvm-svn: 119565
 2010-11-17 21:25:36 +00:00
Bob Wilson
49bf8702f0 Change the symbol for merged globals from "merged" to "_MergedGlobals". 
This makes it more clear that the symbol is an internal, compiler-generated
name and gives a little more description about its contents.

llvm-svn: 119564
 2010-11-17 21:25:33 +00:00
Bob Wilson
fd7399b6a6 Fix the ARMGlobalMerge pass to look at variable sizes instead of pointer sizes. 
It was mistakenly looking at the pointer type when checking for the size of
global variables.  This is a partial fix for Radar 8673120.

llvm-svn: 119563
 2010-11-17 21:25:27 +00:00
Jim Grosbach
37233d0ea6 Make the ARM BR_JTadd instruction an explicit pseudo and lower it properly 
in the MC lowering process.

llvm-svn: 119559
 2010-11-17 21:05:55 +00:00
Evan Cheng
00c4672acc Avoid isel movcc of large immediates when the large immediate is available in a register. These immediates aren't free. 
llvm-svn: 119558
 2010-11-17 20:56:30 +00:00
Owen Anderson
2adebbb603 Revert r119551, which broke buildbots. 
llvm-svn: 119555
 2010-11-17 20:48:51 +00:00
Owen Anderson
c7750780fc Provide Thumb2 encodings for bitfield instructions. 
llvm-svn: 119551
 2010-11-17 20:35:29 +00:00
Evan Cheng
ce610bd6b3 Remove ARM isel hacks that fold large immediates into a pair of add, sub, and, 
and xor. The 32-bit move immediates can be hoisted out of loops by machine
LICM but the isel hacks were preventing them.

Instead, let peephole optimization pass recognize registers that are defined by
immediates and the ARM target hook will fold the immediates in.

Other changes include 1) do not fold and / xor into cmp to isel TST / TEQ
instructions if there are multiple uses. This happens when the 'and' is live
out, machine sink would have sinked the computation and that ends up pessimizing
code. The peephole pass would recognize situations where the 'and' can be
toggled to define CPSR and eliminate the comparison anyway.

2) Move peephole pass to after machine LICM, sink, and CSE to avoid blocking
important optimizations.

rdar://8663787, rdar://8241368

llvm-svn: 119548
 2010-11-17 20:13:28 +00:00
Rafael Espindola
7fc5cd0a58 make isVirtualSection a virtual method on MCSection. Chris' suggestion. 
llvm-svn: 119547
 2010-11-17 20:03:54 +00:00
Owen Anderson
d88cfe5453 More miscellaneous Thumb2 encodings. 
llvm-svn: 119546
 2010-11-17 19:57:38 +00:00
Bill Wendling
5c4f5ecff0 Add missing opcodes now that this function's used in more than one place. 
llvm-svn: 119539
 2010-11-17 19:16:20 +00:00
Jim Grosbach
b640b6a7b4 More ARM encoding bits. LDRH now encodes properly. 
llvm-svn: 119529
 2010-11-17 18:11:11 +00:00
Evan Cheng
907a7149d6 Revert r119109 for now. It's breaking 176.gcc. 
llvm-svn: 119492
 2010-11-17 09:31:04 +00:00
Che-Liang Chiou
f8ffd59ccb Add simple arithmetics and %type directive for PTX 
llvm-svn: 119485
 2010-11-17 08:08:49 +00:00
Evan Cheng
eed919e2fb Simplify code that toggle optional operand to ARM::CPSR. 
llvm-svn: 119484
 2010-11-17 08:06:50 +00:00
Chris Lattner
4e53e6e198 tidy up 
llvm-svn: 119462
 2010-11-17 05:41:32 +00:00
Bill Wendling
7d3f3104d7 The machine instruction no longer encodes the submode as a separate operand. We 
should get the submode from the load/store multiple instruction's opcode.

llvm-svn: 119461
 2010-11-17 05:31:09 +00:00
Bill Wendling
f0a1acba8c Proper encoding for VLDM and VSTM instructions. The register lists for these 
instructions have to distinguish between lists of single- and double-precision
registers in order for the ASM matcher to do a proper job. In all other
respects, a list of single- or double-precision registers are the same as a list
of GPR registers.

llvm-svn: 119460
 2010-11-17 04:32:08 +00:00
Bill Wendling
0b16ba97fd Add binary emission stuff for VLDM/VSTM. This reuses the 
"getRegisterListOpValue" logic. If the registers are double or single precision,
the value returned is suitable for VLDM/VSTM.

llvm-svn: 119435
 2010-11-17 00:45:23 +00:00
Bill Wendling
d2da6dff5e Use the correct variable names so that the encodings will be correct. 
llvm-svn: 119403
 2010-11-16 23:44:49 +00:00
Dan Gohman
348c3f8197 Reapply r118917. With pseudo-instruction expansion moved to 
a different pass, the complicated interaction between cmov expansion
and fast isel is no longer a concern.

llvm-svn: 119400
 2010-11-16 22:43:23 +00:00
Oscar Fuentes
690d065e70 Fix assembling X86CompilationCallback_Win64.asm on VS 10. 
Patch by Louis Zhuang!

llvm-svn: 119394
 2010-11-16 22:07:47 +00:00
Rafael Espindola
283e6bd938 Add .loc methods to the streamer. 
Next: Add support for the !HasDotLocAndDotFile case to the MCAsmStreamer
and then switch codegen to use it.

llvm-svn: 119384
 2010-11-16 21:20:32 +00:00
Jim Grosbach
1b1636f0cb ARM conditional mov encoding fix. 
llvm-svn: 119354
 2010-11-16 18:13:42 +00:00
Bill Wendling
655c05147e L_bit doesn't work here. 
llvm-svn: 119325
 2010-11-16 02:20:22 +00:00
Bill Wendling
2ac47f0959 - Remove dead patterns. 
- Add encodings to the *LDMIA_RET instrs. Probably not needed...

llvm-svn: 119323
 2010-11-16 02:08:45 +00:00
Bill Wendling
64cb4dd72d vldm and vstm are mnemonics for vldmia and vstmia resp. 
llvm-svn: 119321
 2010-11-16 02:00:24 +00:00
Chris Lattner
a47f6f03f9 Fix a bug I introduced in the ppc refactoring, which caused long 
branches to be emitted as:

 	bne cr0, 2
instead of:
 	bne cr0, $+8

llvm-svn: 119317
 2010-11-16 01:45:05 +00:00
Bill Wendling
b450d320ec Encode the multi-load/store instructions with their respective modes ('ia', 
'db', 'ib', 'da') instead of having that mode as a separate field in the
instruction. It's more convenient for the asm parser and much more readable for
humans.
<rdar://problem/8654088>

llvm-svn: 119310
 2010-11-16 01:16:36 +00:00
Chris Lattner
af9558a178 add copy of comment to the code that will survive the mcjit'ization 
llvm-svn: 119308
 2010-11-16 00:57:32 +00:00
Chris Lattner
378215748c relax an assertion a bit, allowing the GPR argument of 
these instructions to be encoded with getMachineOpValue.
This unbreaks ExecutionEngine/2003-01-04-ArgumentBug.ll 
when running on a G5

llvm-svn: 119307
 2010-11-16 00:55:51 +00:00
Owen Anderson
686fae59e6 Add Thumb2 encodings for mov and friends. 
llvm-svn: 119295
 2010-11-16 00:29:56 +00:00
Rafael Espindola
53a8ae85b7 Change the 11 byte nop to be a single instruction. 
llvm-svn: 119286
 2010-11-15 23:10:30 +00:00
Chris Lattner
24aff5bdbd fix a pasto that massively broke the ppc jit while the buildbots happened 
to be broken for other reasons

llvm-svn: 119283
 2010-11-15 22:50:50 +00:00
Owen Anderson
3d47a3536c Attempt to provide encodings for some miscellaneous Thumb2 encodings. 
llvm-svn: 119187
 2010-11-15 21:30:39 +00:00
Evan Cheng
4afa3a6b1f Code clean up. The peephole pass should be the one updating the instruction 
iterator, not TII->OptimizeCompareInstr.

llvm-svn: 119186
 2010-11-15 21:20:45 +00:00
Owen Anderson
db1a4541c2 Provide Thumb2 encodings for sxtb and friends. 
llvm-svn: 119185
 2010-11-15 21:12:05 +00:00
Eric Christopher
22b01f0d76 Recommit this change and remove the failing part of the test - it didn't 
pass in the first place and was masked by earlier failures not warning
and aborting the block.

llvm-svn: 119184
 2010-11-15 21:11:06 +00:00
Jim Grosbach
7aabb8c5ee ARM LDR_PRE/LDR_POST/STR_PRE/STR_POST (and the *B counterparts) binary encoding. 
llvm-svn: 119180
 2010-11-15 20:47:07 +00:00
Owen Anderson
0bb2efeb7d Add Thumb2 encodings for comparison and shift operators. 
llvm-svn: 119176
 2010-11-15 19:58:36 +00:00
Owen Anderson
5ae5db8931 Add correct Thumb2 encodings for mvn and friends. 
llvm-svn: 119170
 2010-11-15 18:45:17 +00:00
Jim Grosbach
e0122f5d54 Add FIXMEs. 
llvm-svn: 119167
 2010-11-15 18:36:48 +00:00
Jim Grosbach
a7676f5079 Nuke redundant encoding bit set. 
llvm-svn: 119164
 2010-11-15 18:17:24 +00:00