RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity
77,791 Commits 4 Branches 5 Tags 704 MiB
efa02a0c3d
Commit Graph

77791 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Daniel Dunbar
efa02a0c3d LLVMBuild: Add description files for the LLVM tools. 
llvm-svn: 144417
 2011-11-11 22:59:39 +00:00
Daniel Dunbar
d6784c1269 LLVMBuild: Alphabetize required_libraries lists. 
llvm-svn: 144416
 2011-11-11 22:59:23 +00:00
Daniel Dunbar
a626481a77 Target/LLVMBuild: Order components alphabetically. 
llvm-svn: 144415
 2011-11-11 22:59:16 +00:00
Bruno Cardoso Lopes
bc4e9ca90e Mips MC object code emission improvements: 
"With this patch we can now generate runnable Mips code through LLVM
direct object emission. We have run numerous simple programs, both C
and C++ and with -O0 and -O3 from the output. The code is not production
ready, but quite useful for experimentation." Patch and message by
Jack Carter

llvm-svn: 144414
 2011-11-11 22:58:42 +00:00
Eric Christopher
8dc004003a Add an option '--enable-libcpp' that will have the compiler pass on 
options to use libc++ as the default c++ library.

llvm-svn: 144413
 2011-11-11 22:51:42 +00:00
Jim Grosbach
01a7117803 Nuke no longer accurate comment. 
llvm-svn: 144411
 2011-11-11 22:30:06 +00:00
Andrew Trick
6ff75a5d8d Preserve MachineMemOperands in ARMLoadStoreOptimizer. 
Fixes PR8113.

llvm-svn: 144409
 2011-11-11 22:18:09 +00:00
Jim Grosbach
1d581ecb00 ARM allow Q registers in vldm/vstm register lists. 
rdar://9672822

llvm-svn: 144407
 2011-11-11 21:27:40 +00:00
Daniel Dunbar
c5bcc009e1 build/Make: Switch back to llvm-config for now, I foolishly forgot to think 
about cross compiles.

llvm-svn: 144406
 2011-11-11 20:41:06 +00:00
Nicolas Geoffray
98ef58406c Add a custom safepoint method, in order for language implementers to decide which machine instruction gets to be a safepoint. 
llvm-svn: 144399
 2011-11-11 18:32:52 +00:00
Devang Patel
09f4f9890c Move X86 specific test in X86 directory. 
llvm-svn: 144395
 2011-11-11 18:13:19 +00:00
Devang Patel
a804f1a297 Move X86 specific test in X86 directory. 
llvm-svn: 144394
 2011-11-11 18:10:38 +00:00
Bob Wilson
c6ab8ce742 Remove FIXME comment that should have been removed with r144351. 
llvm-svn: 144392
 2011-11-11 17:34:14 +00:00
Dan Bailey
ad6c209a79 allow non-device function calls in PTX when natively handling device-side printf 
llvm-svn: 144388
 2011-11-11 14:45:12 +00:00
Dan Bailey
6c29989135 add rules in tabgen for PTX COPY_ADDRESS of frameindex 
llvm-svn: 144387
 2011-11-11 14:45:06 +00:00
Benjamin Kramer
a52be4ff03 Clients are responsible for initializing the targets, remove it from the disassembler API. 
This will break users of the LLVMCreateDisasm API (not that I know of any). They have to call the 
LLVMInitializeAll* functions from llvm-c/Target.h themselves now. edis' C API in all its horribleness 
should be unaffected.

llvm-svn: 144385
 2011-11-11 13:20:40 +00:00
Benjamin Kramer
e5295a772e Remove the unnecessary dependency on libARMCodeGen from libARMDisassembler. 
llvm-svn: 144384
 2011-11-11 12:39:41 +00:00
Benjamin Kramer
e2cdc6f3e7 Remove the unnecessary dependency on libMBlazeCodeGen from libMBlazeDisassembler. 
llvm-svn: 144383
 2011-11-11 12:39:35 +00:00
Craig Topper
50df7c3842 Add lowering for AVX2 shift instructions. 
llvm-svn: 144380
 2011-11-11 07:39:23 +00:00
Chad Rosier
98f48b009e Rename variables to avoid confusion. No functionallity change intended. 
llvm-svn: 144377
 2011-11-11 06:27:41 +00:00
Chad Rosier
feb72bfc08 Add support for using immediates with select instructions. 
rdar://10412592

llvm-svn: 144376
 2011-11-11 06:20:39 +00:00
Akira Hatanaka
4ff64c3ed4 Do not try to detect DAG combine patterns for integer multiply-add/sub if value 
type is not i32. MIPS does not have 64-bit integer multiply-add/sub
instructions.

llvm-svn: 144373
 2011-11-11 04:18:21 +00:00
Akira Hatanaka
3b1457c21d 64-bit atomic instructions. 
llvm-svn: 144372
 2011-11-11 04:14:30 +00:00
Akira Hatanaka
40d8c440ad Modify LowerFRAMEADDR. Use 64-bit register FP_64 when ABI is N64. 
llvm-svn: 144371
 2011-11-11 04:11:56 +00:00
Akira Hatanaka
23c5cb5daf Add 64-bit versions of LEA_ADDiu and DynAlloc. Modify LowerDYNAMIC_STACKALLOC. 
llvm-svn: 144370
 2011-11-11 04:06:38 +00:00
Akira Hatanaka
b83d016dd7 64-bit versions of jal, jalr and bal. 
llvm-svn: 144368
 2011-11-11 04:03:54 +00:00
Akira Hatanaka
5f233b2627 Emit Mips64's sequence of instructions that set global register in prologue. 
llvm-svn: 144367
 2011-11-11 04:00:29 +00:00
Akira Hatanaka
e56d824b2e Fix printing of MCSymbolRegExpr. Needs three closing parentheses for 
VK_Mips_GPOFF_HI/LO.

llvm-svn: 144366
 2011-11-11 03:58:36 +00:00
Eli Friedman
285b451941 Make sure to expand SIGN_EXTEND_INREG for NEON vectors. PR11319, round 3. 
llvm-svn: 144361
 2011-11-11 03:16:38 +00:00
Eric Christopher
6b4d25e3f1 Initialize variable. 
llvm-svn: 144360
 2011-11-11 03:16:32 +00:00
Chad Rosier
38f07d3f9c When loading a value, treat an i1 as an i8. 
llvm-svn: 144356
 2011-11-11 02:38:59 +00:00
Eric Christopher
8b9a227517 If we have a DIE with an AT_specification use that instead of the normal 
addr DIE when adding to the dwarf accelerator tables.

llvm-svn: 144354
 2011-11-11 01:55:22 +00:00
Eli Friedman
127d98ab35 Get rid of an optimization in SCCP which appears to have many issues. Specifically, it doesn't handle many cases involving undef correctly, and it is missing other checks which 
lead to it trying to re-mark a value marked as a constant with a different value.  It also appears to trigger very rarely.

Fixes PR11357.

llvm-svn: 144352
 2011-11-11 01:16:15 +00:00
Bill Wendling
b26a165225 Reenable compact unwinding now that <rdar://problem/10430076> is fixed. 
llvm-svn: 144351
 2011-11-11 01:03:50 +00:00
Bill Wendling
3c30beb55a If we have to reset the calculation of the compact encoding, then also reset the 
"saved register" index.
<rdar://problem/10430076>

llvm-svn: 144350
 2011-11-11 00:59:14 +00:00
Chad Rosier
ac92994773 Add support for using MVN to materialize negative constants. 
rdar://10412592

llvm-svn: 144348
 2011-11-11 00:36:21 +00:00
Bill Wendling
7f1e8b3b0e Disable compact unwind generation until I can solve the codegen problems. 
llvm-svn: 144346
 2011-11-11 00:28:42 +00:00
Daniel Dunbar
fe59bd30be llvm-build: Add --configure-target-def-file option. 
- Can be used to generate the substitution values we currently use for the various target related .def files.

llvm-svn: 144345
 2011-11-11 00:24:00 +00:00
Daniel Dunbar
846fb32afc LLVMBuild: Add explicit information on whether targets define an assembly printer, assembly parser, or disassembler. 
llvm-svn: 144344
 2011-11-11 00:23:56 +00:00
Jim Grosbach
ddf85f6be2 Thumb2 ldm/stm updating w/ one register in the list are LDR/STR. 
rdar://10429490

llvm-svn: 144338
 2011-11-10 23:58:34 +00:00
Jim Grosbach
d1d04109ff ARM let processInstruction() tranforms chain. 
llvm-svn: 144337
 2011-11-10 23:42:14 +00:00
Nicolas Geoffray
55222d6a5c Add blurb for VMKit. 
llvm-svn: 144336
 2011-11-10 23:37:56 +00:00
Daniel Dunbar
9b33877c7f build/Make: llvm-config-2 needs to use EXEEXT, since it is an actual executable 
now.

llvm-svn: 144335
 2011-11-10 23:33:20 +00:00
Daniel Dunbar
c2bd09b47b Fix typo. 
llvm-svn: 144334
 2011-11-10 23:33:18 +00:00
Jim Grosbach
bd7df609b7 Thumb2 parsing for push/pop w/ hi registers in the reglist. 
rdar://10130228.

llvm-svn: 144331
 2011-11-10 23:17:11 +00:00
Jim Grosbach
615c824de4 Thumb1 diagnostics for reglist on PUSH/POP fix. 
Was not checking the first register in the register list.

llvm-svn: 144329
 2011-11-10 23:01:27 +00:00
Daniel Dunbar
49cd5584f8 git: Add tools/lldb to the ignore list. 
llvm-svn: 144328
 2011-11-10 22:55:50 +00:00
Rafael Espindola
e7024f983a Check in getOrCreateSubprogramDIE if a declaration exists and if so output 
it first.

This is a more general fix to pr11300.

llvm-svn: 144324
 2011-11-10 22:34:29 +00:00
Daniel Dunbar
81117aed37 build/Make: Try to switch over to llvm-config-2 again, now that I've cleaned up 
some more of the explicit dependencies. I'm staging things more slowly this time
in case there is more unanticipated fallout.

llvm-svn: 144323
 2011-11-10 22:11:04 +00:00
Jim Grosbach
c3651cb620 Thumb MUL assembly parsing for 3-operand form. 
Get the source register that isn't tied to the destination register correct,
even when the assembly source operand order is backwards.

rdar://10428630

llvm-svn: 144322
 2011-11-10 22:10:12 +00:00