mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
e877a2fb7c
Changes: There was a condition for `!NeedsFrameRecord` missing in the assert. The assert in question has changed to: + assert((!RPI.isPaired() || !NeedsFrameRecord || RPI.Reg2 != AArch64::FP || + RPI.Reg1 == AArch64::LR) && + "FrameRecord must be allocated together with LR"); This addresses PR43016. llvm-svn: 369122
172 lines
4.7 KiB
LLVM
172 lines
4.7 KiB
LLVM
; RUN: llc -mtriple=aarch64-linux-gnu -disable-post-ra -verify-machineinstrs -o - %s | FileCheck %s
|
|
; RUN: llc -mtriple=arm64-apple-ios -disable-post-ra -verify-machineinstrs -o - %s | FileCheck %s --check-prefix=CHECK-MACHO
|
|
; RUN: llc -mtriple=aarch64-none-linux-gnu -disable-post-ra -mattr=-fp-armv8 -verify-machineinstrs < %s | FileCheck --check-prefix=CHECK-NOFP-ARM64 %s
|
|
|
|
declare void @use_addr(i8*)
|
|
|
|
define void @test_simple_alloca(i64 %n) {
|
|
; CHECK-LABEL: test_simple_alloca:
|
|
|
|
%buf = alloca i8, i64 %n
|
|
; Make sure we align the stack change to 16 bytes:
|
|
; CHECK: {{mov|add}} x29
|
|
; CHECK: mov [[TMP:x[0-9]+]], sp
|
|
; CHECK: add [[SPDELTA_TMP:x[0-9]+]], x0, #15
|
|
; CHECK: and [[SPDELTA:x[0-9]+]], [[SPDELTA_TMP]], #0xfffffffffffffff0
|
|
|
|
; Make sure we change SP. It would be surprising if anything but x0 were used
|
|
; for the final sp, but it could be if it was then moved into x0.
|
|
; CHECK: sub [[NEWSP:x[0-9]+]], [[TMP]], [[SPDELTA]]
|
|
; CHECK: mov sp, [[NEWSP]]
|
|
|
|
call void @use_addr(i8* %buf)
|
|
; CHECK: bl use_addr
|
|
|
|
ret void
|
|
; Make sure epilogue restores sp from fp
|
|
; CHECK: {{sub|mov}} sp, x29
|
|
; CHECK: ret
|
|
}
|
|
|
|
declare void @use_addr_loc(i8*, i64*)
|
|
|
|
define i64 @test_alloca_with_local(i64 %n) {
|
|
; CHECK-LABEL: test_alloca_with_local:
|
|
; CHECK-DAG: sub sp, sp, [[LOCAL_STACK:#[0-9]+]]
|
|
; CHECK-DAG: {{mov|add}} x29, sp
|
|
|
|
%loc = alloca i64
|
|
%buf = alloca i8, i64 %n
|
|
; Make sure we align the stack change to 16 bytes:
|
|
; CHECK: mov [[TMP:x[0-9]+]], sp
|
|
; CHECK: add [[SPDELTA_TMP:x[0-9]+]], x0, #15
|
|
; CHECK: and [[SPDELTA:x[0-9]+]], [[SPDELTA_TMP]], #0xfffffffffffffff0
|
|
|
|
; Make sure we change SP. It would be surprising if anything but x0 were used
|
|
; for the final sp, but it could be if it was then moved into x0.
|
|
; CHECK: sub [[NEWSP:x[0-9]+]], [[TMP]], [[SPDELTA]]
|
|
; CHECK: mov sp, [[NEWSP]]
|
|
|
|
; CHECK: sub {{x[0-9]+}}, x29, #[[LOC_FROM_FP:[0-9]+]]
|
|
|
|
call void @use_addr_loc(i8* %buf, i64* %loc)
|
|
; CHECK: bl use_addr
|
|
|
|
%val = load i64, i64* %loc
|
|
|
|
; CHECK: ldur x0, [x29, #-[[LOC_FROM_FP]]]
|
|
|
|
ret i64 %val
|
|
; Make sure epilogue restores sp from fp
|
|
; CHECK: {{sub|mov}} sp, x29
|
|
; CHECK: ret
|
|
}
|
|
|
|
define void @test_variadic_alloca(i64 %n, ...) {
|
|
; CHECK-LABEL: test_variadic_alloca:
|
|
|
|
; [...]
|
|
|
|
|
|
; CHECK-NOFP-AARCH64: sub sp, sp, #80
|
|
; CHECK-NOFP-AARCH64: stp x29, x30, [sp, #64]
|
|
; CHECK-NOFP-AARCH64: add x29, sp, #64
|
|
; CHECK-NOFP-AARCH64: sub [[TMP:x[0-9]+]], x29, #64
|
|
; CHECK-NOFP-AARCH64: add x8, [[TMP]], #0
|
|
|
|
|
|
; CHECK: stp x29, x30, [sp, #-16]!
|
|
; CHECK: mov x29, sp
|
|
; CHECK: sub sp, sp, #192
|
|
; CHECK-DAG: stp q6, q7, [x29, #-96]
|
|
; [...]
|
|
; CHECK-DAG: stp q0, q1, [x29, #-192]
|
|
|
|
; CHECK-DAG: stp x5, x6, [x29, #-24]
|
|
; [...]
|
|
; CHECK-DAG: stp x1, x2, [x29, #-56]
|
|
|
|
; CHECK-NOFP-ARM64: stp x29, x30, [sp, #-16]!
|
|
; CHECK-NOFP-ARM64: mov x29, sp
|
|
; CHECK-NOFP-ARM64: sub sp, sp, #64
|
|
; CHECK-NOFP-ARM64-DAG: stp x5, x6, [x29, #-24]
|
|
; [...]
|
|
; CHECK-NOFP-ARM64-DAG: stp x3, x4, [x29, #-40]
|
|
; [...]
|
|
; CHECK-NOFP-ARM64-DAG: stp x1, x2, [x29, #-56]
|
|
; [...]
|
|
; CHECK-NOFP-ARM64: mov x8, sp
|
|
|
|
%addr = alloca i8, i64 %n
|
|
|
|
call void @use_addr(i8* %addr)
|
|
; CHECK: bl use_addr
|
|
|
|
ret void
|
|
|
|
; CHECK-NOFP-AARCH64: sub sp, x29, #64
|
|
; CHECK-NOFP-AARCH64: ldp x29, x30, [sp, #64]
|
|
; CHECK-NOFP-AARCH64: add sp, sp, #80
|
|
|
|
; CHECK-NOFP-ARM64: mov sp, x29
|
|
; CHECK-NOFP-ARM64: ldp x29, x30, [sp], #16
|
|
}
|
|
|
|
define void @test_alloca_large_frame(i64 %n) {
|
|
; CHECK-LABEL: test_alloca_large_frame:
|
|
; CHECK-MACHO-LABEL: test_alloca_large_frame:
|
|
|
|
|
|
; CHECK: stp x29, x30, [sp, #-32]!
|
|
; CHECK: stp x28, x19, [sp, #16]
|
|
; CHECK: mov x29, sp
|
|
; CHECK: sub sp, sp, #1953, lsl #12
|
|
; CHECK: sub sp, sp, #512
|
|
|
|
; CHECK-MACHO: stp x20, x19, [sp, #-32]!
|
|
; CHECK-MACHO: stp x29, x30, [sp, #16]
|
|
; CHECK-MACHO: add x29, sp, #16
|
|
; CHECK-MACHO: sub sp, sp, #1953, lsl #12
|
|
; CHECK-MACHO: sub sp, sp, #512
|
|
|
|
%addr1 = alloca i8, i64 %n
|
|
%addr2 = alloca i64, i64 1000000
|
|
|
|
call void @use_addr_loc(i8* %addr1, i64* %addr2)
|
|
|
|
ret void
|
|
|
|
; CHECK: mov sp, x29
|
|
; CHECK: ldp x28, x19, [sp, #16]
|
|
; CHECK: ldp x29, x30, [sp], #32
|
|
|
|
; CHECK-MACHO: sub sp, x29, #16
|
|
; CHECK-MACHO: ldp x29, x30, [sp, #16]
|
|
; CHECK-MACHO: ldp x20, x19, [sp], #32
|
|
}
|
|
|
|
declare i8* @llvm.stacksave()
|
|
declare void @llvm.stackrestore(i8*)
|
|
|
|
define void @test_scoped_alloca(i64 %n) {
|
|
; CHECK-LABEL: test_scoped_alloca:
|
|
|
|
%sp = call i8* @llvm.stacksave()
|
|
; CHECK: mov x29, sp
|
|
; CHECK: mov [[SAVED_SP:x[0-9]+]], sp
|
|
; CHECK: mov [[OLDSP:x[0-9]+]], sp
|
|
|
|
%addr = alloca i8, i64 %n
|
|
; CHECK: and [[SPDELTA:x[0-9]+]], {{x[0-9]+}}, #0xfffffffffffffff0
|
|
; CHECK-DAG: sub [[NEWSP:x[0-9]+]], [[OLDSP]], [[SPDELTA]]
|
|
; CHECK: mov sp, [[NEWSP]]
|
|
|
|
call void @use_addr(i8* %addr)
|
|
; CHECK: bl use_addr
|
|
|
|
call void @llvm.stackrestore(i8* %sp)
|
|
; CHECK: mov sp, [[SAVED_SP]]
|
|
|
|
ret void
|
|
}
|