mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
1bb14916f2
This is the main CodeGen patch to support the arm64_32 watchOS ABI in LLVM. FastISel is mostly disabled for now since it would generate incorrect code for ILP32. llvm-svn: 371722
14 lines
493 B
LLVM
14 lines
493 B
LLVM
; RUN: llc -verify-machineinstrs -mtriple=aarch64-apple-ios -o - %s | FileCheck %s
|
|
; RUN: llc -O0 -verify-machineinstrs -mtriple=aarch64-apple-ios -o - %s | FileCheck %s
|
|
; RUN: llc -verify-machineinstrs -mtriple=arm64_32-apple-ios -o - %s | FileCheck %s
|
|
; RUN: llc -O0 -verify-machineinstrs -mtriple=arm64_32-apple-ios -o - %s | FileCheck %s
|
|
|
|
; CHECK: t1
|
|
; CHECK: fadd s0, s0, s1
|
|
; CHECK: ret
|
|
define swiftcc float @t1(float %a, float %b) {
|
|
entry:
|
|
%add = fadd float %a, %b
|
|
ret float %add
|
|
}
|