Sanjin Sijaric 19c7db09aa Fix the buildbot failure introduced by r351404 ... EXPENSIVE_CHECKS buildbots are failing due to r351404. Add x1 as live in to the funclet basic block for SEH funclets, as well as -verify-machineinstrs to the test case that triggered the failure. llvm-svn: 351472		2019-01-17 20:24:14 +00:00
..
AsmParser	[AArch64] Move feature predctrl to predres	2019-01-09 11:24:15 +00:00
Disassembler	[AArch64][v8.5A] Add Memory Tagging instructions	2018-10-02 10:04:39 +00:00
InstPrinter	[AArch64][v8.5A] Add Branch Target Identification instructions	2018-09-27 14:54:33 +00:00
MCTargetDesc	[MC] [AArch64] Support resolving signed fixups for :abs_g0_s: etc.	2019-01-08 04:48:00 +00:00
TargetInfo
Utils	[AArch64] Emit the correct MCExpr relocations specifiers like VK_ABS_G0, etc	2019-01-10 04:59:44 +00:00
AArch64.h	Introduce control flow speculation tracking pass for AArch64	2018-12-18 08:50:02 +00:00
AArch64.td	[AArch64] Adjust the feature set for Exynos	2019-01-15 01:53:49 +00:00
AArch64A53Fix835769.cpp
AArch64A57FPLoadBalancing.cpp	llvm::sort(C.begin(), C.end(), ...) -> llvm::sort(C, ...)	2018-09-27 02:13:45 +00:00
AArch64AdvSIMDScalarPass.cpp
AArch64AsmPrinter.cpp	[COFF, ARM64] Implement support for SEH extensions __try/__except/__finally	2019-01-16 19:52:59 +00:00
AArch64BranchTargets.cpp	[AArch64][v8.5A] Branch Target Identification code-generation pass	2018-10-08 14:04:24 +00:00
AArch64CallingConvention.h
AArch64CallingConvention.td	AArch64: clean up some whitespace in Windows CC (NFC)	2018-12-04 22:19:29 +00:00
AArch64CallLowering.cpp	[AArch64] Support adding X[8-15,18] registers as CSRs.	2018-09-22 22:17:50 +00:00
AArch64CallLowering.h	[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value	2018-08-02 08:33:31 +00:00
AArch64CleanupLocalDynamicTLSPass.cpp
AArch64CollectLOH.cpp
AArch64CompressJumpTables.cpp	AArch64: add a pass to compress jump-table entries when possible.	2018-10-24 20:19:09 +00:00
AArch64CondBrTuning.cpp
AArch64ConditionalCompares.cpp
AArch64ConditionOptimizer.cpp
AArch64DeadRegisterDefinitionsPass.cpp
AArch64ExpandPseudoInsts.cpp	[AArch64] Add Tiny Code Model for AArch64	2018-08-22 11:31:39 +00:00
AArch64FalkorHWPFFix.cpp
AArch64FastISel.cpp	Introduce control flow speculation tracking pass for AArch64	2018-12-18 08:50:02 +00:00
AArch64FrameLowering.cpp	Fix the buildbot failure introduced by r351404	2019-01-17 20:24:14 +00:00
AArch64FrameLowering.h	[ARM64] [Windows] Handle funclets	2018-11-09 23:33:30 +00:00
AArch64GenRegisterBankInfo.def
AArch64InstrAtomics.td
AArch64InstrFormats.td	[NFC][AArch64] Split out backend features	2018-12-06 15:39:17 +00:00
AArch64InstrInfo.cpp	[AArch64] Emit the correct MCExpr relocations specifiers like VK_ABS_G0, etc	2019-01-10 04:59:44 +00:00
AArch64InstrInfo.h	[AArch64] Refactor the Exynos scheduling predicates	2018-12-10 17:17:26 +00:00
AArch64InstrInfo.td	[COFF, ARM64] Implement support for SEH extensions __try/__except/__finally	2019-01-16 19:52:59 +00:00
AArch64InstructionSelector.cpp	Fix build errors introduced by r349712 on aarch64 bots.	2018-12-20 03:27:42 +00:00
AArch64ISelDAGToDAG.cpp	[AArch64] Always use the version of computeKnownBits that returns a value. NFCI.	2018-12-21 15:05:10 +00:00
AArch64ISelLowering.cpp	Allow FP types for atomicrmw xchg	2019-01-17 10:49:01 +00:00
AArch64ISelLowering.h	[ARM64] [Windows] Handle funclets	2018-11-09 23:33:30 +00:00
AArch64LegalizerInfo.cpp	GlobalISel: Implement fewerElements for implicit_def	2019-01-09 07:51:52 +00:00
AArch64LegalizerInfo.h	[GISel]: Provide standard interface to observe changes in GISel passes	2018-12-05 20:14:52 +00:00
AArch64LoadStoreOptimizer.cpp	[MI] Change the array of MachineMemOperand pointers to be	2018-08-16 21:30:05 +00:00
AArch64MachineFunctionInfo.h	[COFF, ARM64] Make sure to forward arguments from vararg to musttail vararg	2018-10-30 20:46:10 +00:00
AArch64MacroFusion.cpp	[AArch64] Add new target feature to fuse arithmetic and logic operations	2019-01-14 23:54:36 +00:00
AArch64MacroFusion.h
AArch64MCInstLower.cpp	[AArch64] Emit the correct MCExpr relocations specifiers like VK_ABS_G0, etc	2019-01-10 04:59:44 +00:00
AArch64MCInstLower.h
AArch64PBQPRegAlloc.cpp
AArch64PBQPRegAlloc.h
AArch64PerfectShuffle.h
AArch64PfmCounters.td	[llvm-exegesis][NFC] Add a way to declare the default counter binding for unbound CPUs for a target.	2018-11-09 13:15:32 +00:00
AArch64PreLegalizerCombiner.cpp	[GISel]: Add support for CSEing continuously during GISel passes.	2019-01-16 00:40:37 +00:00
AArch64PromoteConstant.cpp
AArch64RedundantCopyElimination.cpp	[CodeGen][AArch64] Use RegUnits to track register aliases. (NFC)	2018-05-23 17:49:38 +00:00
AArch64RegisterBankInfo.cpp	[GlobalISel][AArch64] Add G_FCEIL to isPreISelGenericFloatingPointOpcode	2018-12-20 21:14:15 +00:00
AArch64RegisterBankInfo.h
AArch64RegisterBanks.td
AArch64RegisterInfo.cpp	[COFF, ARM64] Implement support for SEH extensions __try/__except/__finally	2019-01-16 19:52:59 +00:00
AArch64RegisterInfo.h	[ARM64] [Windows] Handle funclets	2018-11-09 23:33:30 +00:00
AArch64RegisterInfo.td	[AArch64][v8.5A] Restrict indirect tail calls to use x16/17 only when using BTI	2018-10-08 14:09:15 +00:00
AArch64SchedA53.td
AArch64SchedA57.td
AArch64SchedA57WriteRes.td
AArch64SchedCyclone.td
AArch64SchedExynosM1.td	[AArch64] Adjust the cost model for Exynos	2019-01-08 22:29:58 +00:00
AArch64SchedExynosM3.td	[AArch64] Adjust the cost model for Exynos	2019-01-08 22:29:58 +00:00
AArch64SchedExynosM4.td	[AArch64] Add pipeline model for Exynos M4	2019-01-11 19:36:25 +00:00
AArch64SchedFalkor.td
AArch64SchedFalkorDetails.td
AArch64SchedKryo.td
AArch64SchedKryoDetails.td
AArch64SchedPredExynos.td	[AArch64] Improve Exynos predicates	2019-01-11 22:39:47 +00:00
AArch64SchedPredicates.td	[AArch64] Add new scheduling predicates	2019-01-03 17:28:09 +00:00
AArch64SchedThunderX2T99.td	[TableGen] Emit a fatal error on inconsistencies in resource units vs cycles.	2018-06-13 09:41:49 +00:00
AArch64SchedThunderX.td
AArch64Schedule.td	[AArch64] Refactor the scheduling predicates (3/3) (NFC)	2018-11-26 21:47:46 +00:00
AArch64SelectionDAGInfo.cpp
AArch64SelectionDAGInfo.h
AArch64SIMDInstrOpt.cpp
AArch64SpeculationHardening.cpp	Initial AArch64 SLH implementation.	2019-01-09 15:13:34 +00:00
AArch64StorePairSuppress.cpp	[CodeGen][NFC] Make TII::getMemOpBaseImmOfs return a base operand	2018-11-28 12:00:20 +00:00
AArch64Subtarget.cpp	[AArch64] Refactor the scheduling predicates (1/3) (NFC)	2018-11-26 21:47:28 +00:00
AArch64Subtarget.h	[AArch64] Add new target feature to fuse arithmetic and logic operations	2019-01-14 23:54:36 +00:00
AArch64SVEInstrInfo.td	[AArch64][SVE] Asm: Enable instructions to be prefixed.	2018-07-30 16:05:45 +00:00
AArch64SystemOperands.td	[AArch64] Move feature predctrl to predres	2019-01-09 11:24:15 +00:00
AArch64TargetMachine.cpp	Introduce control flow speculation tracking pass for AArch64	2018-12-18 08:50:02 +00:00
AArch64TargetMachine.h
AArch64TargetObjectFile.cpp	[AArch64] DWARF: do not generate AT_location for thread local	2018-08-01 23:46:49 +00:00
AArch64TargetObjectFile.h
AArch64TargetTransformInfo.cpp	[LV] Support vectorization of interleave-groups that require an epilog under	2018-10-31 09:57:56 +00:00
AArch64TargetTransformInfo.h	[LV] Support vectorization of interleave-groups that require an epilog under	2018-10-31 09:57:56 +00:00
CMakeLists.txt	Introduce control flow speculation tracking pass for AArch64	2018-12-18 08:50:02 +00:00
LLVMBuild.txt
SVEInstrFormats.td	Remove extra whitespace. NFC. (test commit)	2018-09-28 08:45:28 +00:00