mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 20:23:11 +01:00
c3b59a654a
This adds the Armv8.4-A Trace synchronization barrier (TSB) instruction. Differential Revision: https://reviews.llvm.org/D48918 llvm-svn: 336418
11 lines
372 B
Plaintext
11 lines
372 B
Plaintext
# RUN: llvm-mc -triple thumb-none-linux-gnu -mattr=+v8.4a --disassemble < %s | FileCheck %s
|
|
# RUN: not llvm-mc -triple thumb-none-linux-gnu -mattr=-v8.4a --disassemble < %s 2>&1 | FileCheck %s --check-prefix=CHECK-NO-V84
|
|
|
|
[0xaf,0xf3,0x12,0x80]
|
|
|
|
#CHECK: tsb csync
|
|
|
|
#CHECK-NO-V84: warning: invalid instruction encoding
|
|
#CHECK-NO-V84: [0xaf,0xf3,0x12,0x80]
|
|
#CHECK-NO-V84: ^
|