mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
c564824e50
Summary:
r372285 changed LLVM to use a `TargetConstant` for parameters of intrinsics that are required to be immediates.
Since that commit, use of `%llvm.ppc.altivec.vc{fsx,fux,tsxs,tuxs}` intrinsics has not worked, and resulted in a `LLVM ERROR: Cannot select: intrinsic %llvm.ppc.altivec.vc*` error. The intrinsics' TableGen definitions matched on `imm` instead of `timm`.
This commit updates those definitions to use `timm`.
Fixes: https://llvm.org/PR44239
Reviewers: hfinkel, nemanjai, #powerpc, Jim
Reviewed By: Jim
Subscribers: qiucf, wuzish, Jim, hiraditya, kbarton, jsji, shchenz, llvm-commits
Tags: #llvm
Patched by vddvss (Colin Samples).
Differential Revision: https://reviews.llvm.org/D71138
41 lines
1.2 KiB
LLVM
41 lines
1.2 KiB
LLVM
; RUN: llc -mtriple=powerpc64le-unknown-linux-gnu \
|
|
; RUN: -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
define <4 x float> @check_vcfsx(<4 x i32> %a) {
|
|
entry:
|
|
%0 = tail call <4 x float> @llvm.ppc.altivec.vcfsx(<4 x i32> %a, i32 1)
|
|
ret <4 x float> %0
|
|
; CHECK-LABEL: check_vcfsx
|
|
; CHECK: vcfsx {{[0-9]+}}, {{[0-9]+}}, 1
|
|
}
|
|
|
|
define <4 x float> @check_vcfux(<4 x i32> %a) {
|
|
entry:
|
|
%0 = tail call <4 x float> @llvm.ppc.altivec.vcfux(<4 x i32> %a, i32 1)
|
|
ret <4 x float> %0
|
|
; CHECK-LABEL: check_vcfux
|
|
; CHECK: vcfux {{[0-9]+}}, {{[0-9]+}}, 1
|
|
}
|
|
|
|
define <4 x i32> @check_vctsxs(<4 x float> %a) {
|
|
entry:
|
|
%0 = tail call <4 x i32> @llvm.ppc.altivec.vctsxs(<4 x float> %a, i32 1)
|
|
ret <4 x i32> %0
|
|
; CHECK-LABEL: check_vctsxs
|
|
; CHECK: vctsxs {{[0-9]+}}, {{[0-9]+}}, 1
|
|
}
|
|
|
|
define <4 x i32> @check_vctuxs(<4 x float> %a) {
|
|
entry:
|
|
%0 = tail call <4 x i32> @llvm.ppc.altivec.vctuxs(<4 x float> %a, i32 1)
|
|
ret <4 x i32> %0
|
|
; CHECK-LABEL: check_vctuxs
|
|
; CHECK: vctuxs {{[0-9]+}}, {{[0-9]+}}, 1
|
|
}
|
|
|
|
declare <4 x float> @llvm.ppc.altivec.vcfsx(<4 x i32>, i32 immarg)
|
|
declare <4 x float> @llvm.ppc.altivec.vcfux(<4 x i32>, i32 immarg)
|
|
declare <4 x i32> @llvm.ppc.altivec.vctsxs(<4 x float>, i32 immarg)
|
|
declare <4 x i32> @llvm.ppc.altivec.vctuxs(<4 x float>, i32 immarg)
|
|
|