1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-22 20:43:44 +02:00
llvm-mirror/include/llvm/Target
2016-08-11 20:33:37 +00:00
..
CostTable.h
GenericOpcodes.td GlobalISel: add support for G_MUL 2016-08-04 21:39:44 +00:00
Target.td TableGen: Allow custom register operand decoder method 2016-07-18 23:20:46 +00:00
TargetCallingConv.h
TargetCallingConv.td
TargetFrameLowering.h [IPRA] Set callee saved registers to none for local function when IPRA is enabled. 2016-07-13 23:39:34 +00:00
TargetInstrInfo.h Revert rL278384 which caused several buildbot failures (like check failures in CodeGen/X86/clz.ll). 2016-08-11 20:33:37 +00:00
TargetIntrinsicInfo.h GlobalISel: support translation of intrinsic calls. 2016-07-29 22:32:36 +00:00
TargetItinerary.td
TargetLowering.h [X86] Heuristic to selectively build Newton-Raphson SQRT estimation 2016-08-04 12:47:28 +00:00
TargetLoweringObjectFile.h
TargetMachine.h Delete MCCodeGenInfo. 2016-06-30 18:25:11 +00:00
TargetOpcodes.def TargetOpcodes: Rewrite the documentation for SUBREG_TO_REG 2016-08-10 18:05:50 +00:00
TargetOpcodes.h [GlobalISel] Don't RegBankSelect target-specific instructions. 2016-08-02 11:41:16 +00:00
TargetOptions.h Remove MCAsmInfo.h include from TargetOptions.h 2016-07-27 16:03:57 +00:00
TargetRecip.h
TargetRegisterInfo.h [Target] Don't return a std::string in getRegAsmName 2016-05-19 20:03:16 +00:00
TargetSchedule.td Revert "Revert "[misched] Extend scheduler to handle unsupported features"" 2016-06-24 08:43:27 +00:00
TargetSelectionDAG.td [ARM] Lower (select_cc k k (select_cc ~k ~k x)) into (SSAT l_k x) 2016-06-23 16:53:49 +00:00
TargetSubtargetInfo.h [GlobalISel] Introduce an instruction selector. 2016-07-27 14:31:55 +00:00