| .. |
|
AsmParser
|
Move MCTargetAsmParser.h to llvm/MC/MCParser where it belongs.
|
2016-01-27 10:01:28 +00:00 |
|
Disassembler
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
InstPrinter
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
MCTargetDesc
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
TargetInfo
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
Utils
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
|
AArch64.h
|
|
|
|
AArch64.td
|
[AArch64] Add the scheduling model for Exynos-M1
|
2016-02-06 00:01:41 +00:00 |
|
AArch64A53Fix835769.cpp
|
AArch64: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:02:15 +00:00 |
|
AArch64A57FPLoadBalancing.cpp
|
Delete trailing whitespace; NFC
|
2016-01-06 03:41:30 +00:00 |
|
AArch64AddressTypePromotion.cpp
|
|
|
|
AArch64AdvSIMDScalarPass.cpp
|
AArch64: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:02:15 +00:00 |
|
AArch64AsmPrinter.cpp
|
|
|
|
AArch64BranchRelaxation.cpp
|
AArch64: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:02:15 +00:00 |
|
AArch64CallingConvention.h
|
Replace uint16_t with the MCPhysReg typedef in many places. A lot of physical register arrays already use this typedef.
|
2015-12-05 07:13:35 +00:00 |
|
AArch64CallingConvention.td
|
CXX_FAST_TLS calling convention: performance improvement for AArch64.
|
2015-12-16 21:04:19 +00:00 |
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
AArch64: Make getNextNode() cleanup in r249764 more clear
|
2015-10-09 16:54:54 +00:00 |
|
AArch64CollectLOH.cpp
|
|
|
|
AArch64ConditionalCompares.cpp
|
Normalize MBB's successors' probabilities in several locations.
|
2015-12-13 09:26:17 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
Fix AArch64ConditionOptimizer
|
2016-01-15 00:06:58 +00:00 |
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
|
AArch64ExpandPseudoInsts.cpp
|
|
|
|
AArch64FastISel.cpp
|
[NFC] Replace several manual GEP loops with gep_type_iterator.
|
2016-01-20 00:26:52 +00:00 |
|
AArch64FrameLowering.cpp
|
[AArch64] Simplify prolog/epilog callee save/restore. NFC.
|
2016-02-01 19:07:06 +00:00 |
|
AArch64FrameLowering.h
|
[AArch64] Enable shrink-wrapping by default.
|
2015-11-18 23:12:20 +00:00 |
|
AArch64InstrAtomics.td
|
|
|
|
AArch64InstrFormats.td
|
[AArch64] Fix FP16 vector instructions that should only accept low registers
|
2015-12-09 14:32:11 +00:00 |
|
AArch64InstrInfo.cpp
|
Remove extra semicolon. NFC.
|
2016-02-01 20:54:36 +00:00 |
|
AArch64InstrInfo.h
|
[AArch64 MachineCombine] Enhance/Add support for general reassociation to reduce the critical path
|
2016-01-07 04:01:02 +00:00 |
|
AArch64InstrInfo.td
|
AArch64: match correct order in subtraction pattern.
|
2016-02-08 19:33:18 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
GlobalValue: use getValueType() instead of getType()->getPointerElementType().
|
2016-01-16 20:30:46 +00:00 |
|
AArch64ISelLowering.cpp
|
[CodeGen] Prefer "if (SDValue R = ...)" to "if (R.getNode())". NFCI.
|
2016-02-09 22:54:12 +00:00 |
|
AArch64ISelLowering.h
|
AArch64: Implement missed conditional compare sequences.
|
2016-02-01 19:13:07 +00:00 |
|
AArch64LoadStoreOptimizer.cpp
|
[AArch64] This check is specific to merging instructions. NFC.
|
2016-02-09 21:20:12 +00:00 |
|
AArch64MachineFunctionInfo.h
|
[AArch64] Simplify callee-save register save/restore. NFC.
|
2016-02-01 16:29:19 +00:00 |
|
AArch64MCInstLower.cpp
|
|
|
|
AArch64MCInstLower.h
|
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
|
AArch64PerfectShuffle.h
|
|
|
|
AArch64PromoteConstant.cpp
|
AArch64: Remove implicit ilist iterator conversions, NFC
|
2015-10-13 20:02:15 +00:00 |
|
AArch64RegisterInfo.cpp
|
CXX_FAST_TLS calling convention: performance improvement for AArch64.
|
2015-12-16 21:04:19 +00:00 |
|
AArch64RegisterInfo.h
|
CXX_FAST_TLS calling convention: performance improvement for AArch64.
|
2015-12-16 21:04:19 +00:00 |
|
AArch64RegisterInfo.td
|
[AArch64] Add ARMv8.2-A FP16 vector instructions
|
2015-12-08 12:16:10 +00:00 |
|
AArch64SchedA53.td
|
|
|
|
AArch64SchedA57.td
|
|
|
|
AArch64SchedA57WriteRes.td
|
|
|
|
AArch64SchedCyclone.td
|
|
|
|
AArch64SchedM1.td
|
[AArch64] Add the scheduling model for Exynos-M1
|
2016-02-06 00:01:41 +00:00 |
|
AArch64Schedule.td
|
|
|
|
AArch64SelectionDAGInfo.cpp
|
|
|
|
AArch64SelectionDAGInfo.h
|
Rename TargetSelectionDAGInfo into SelectionDAGTargetInfo and move it to CodeGen/
|
2016-01-27 16:32:26 +00:00 |
|
AArch64StorePairSuppress.cpp
|
|
|
|
AArch64Subtarget.cpp
|
[AArch64] Add subtarget features for ARMv8.2-A
|
2015-11-26 15:23:32 +00:00 |
|
AArch64Subtarget.h
|
[AArch64] Add support for Samsung Exynos-M1
|
2016-01-05 12:51:59 +00:00 |
|
AArch64TargetMachine.cpp
|
|
|
|
AArch64TargetMachine.h
|
|
|
|
AArch64TargetObjectFile.cpp
|
|
|
|
AArch64TargetObjectFile.h
|
|
|
|
AArch64TargetTransformInfo.cpp
|
[AArch64][ARM] Don't base interleaved op legality on type alloc size.
|
2015-12-09 01:19:50 +00:00 |
|
AArch64TargetTransformInfo.h
|
|
|
|
CMakeLists.txt
|
|
|
|
LLVMBuild.txt
|
|
|
