| .. |
|
AsmParser
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
Disassembler
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
InstPrinter
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
MCTargetDesc
|
[AMDGPU] Fix layering issue with AMDGPUHSAMetadataStreamer (NFC)
|
2018-07-10 20:07:22 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
[AMDGPU] New buffer intrinsics
|
2018-08-21 11:07:10 +00:00 |
|
AMDGPU.h
|
AMDGPU: bump AS.MAX_COMMON_ADDRESS to 6 since 32-bit addr space
|
2018-08-22 16:08:48 +00:00 |
|
AMDGPU.td
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
AMDGPUAliasAnalysis.cpp
|
AMDGPU: bump AS.MAX_COMMON_ADDRESS to 6 since 32-bit addr space
|
2018-08-22 16:08:48 +00:00 |
|
AMDGPUAliasAnalysis.h
|
AMDGPU: bump AS.MAX_COMMON_ADDRESS to 6 since 32-bit addr space
|
2018-08-22 16:08:48 +00:00 |
|
AMDGPUAlwaysInlinePass.cpp
|
Reapply "AMDGPU: Force inlining if LDS global address is used"
|
2018-07-10 14:03:41 +00:00 |
|
AMDGPUAnnotateKernelFeatures.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUAnnotateUniformValues.cpp
|
|
|
|
AMDGPUArgumentUsageInfo.cpp
|
|
|
|
AMDGPUArgumentUsageInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
AMDGPUAsmPrinter.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUCallingConv.td
|
AMDGPU: Partially fix handling of packed amdgpu_ps arguments
|
2018-08-01 19:57:34 +00:00 |
|
AMDGPUCallLowering.cpp
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
|
AMDGPUCallLowering.h
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
|
AMDGPUCodeGenPrepare.cpp
|
[AMDGPU] Use AssumptionCacheTracker in the divrem32 expansion
|
2018-07-25 17:02:11 +00:00 |
|
AMDGPUFeatures.td
|
AMDGPU: Allow fp32-denormals feature for r600 targets
|
2018-08-01 15:04:36 +00:00 |
|
AMDGPUFrameLowering.cpp
|
|
|
|
AMDGPUFrameLowering.h
|
|
|
|
AMDGPUGenRegisterBankInfo.def
|
AMDGPU/GlobalISel: Fix crash in regbankselect on non-power-of-2 types
|
2018-07-27 06:04:40 +00:00 |
|
AMDGPUGISel.td
|
AMDGPU/GlobalISel: Implement select() for 32-bit @llvm.minnun and @llvm.maxnum
|
2018-07-13 22:16:03 +00:00 |
|
AMDGPUHSAMetadataStreamer.cpp
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
AMDGPUHSAMetadataStreamer.h
|
Fix -Wmismatched-tags warning
|
2018-07-10 22:09:33 +00:00 |
|
AMDGPUInline.cpp
|
Enrich inline messages
|
2018-08-05 14:53:08 +00:00 |
|
AMDGPUInstrInfo.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUInstrInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUInstrInfo.td
|
AMDGPU: Add clamp bit to dot intrinsics
|
2018-08-01 01:31:30 +00:00 |
|
AMDGPUInstructions.td
|
[AMDGPU] Support idot2 pattern.
|
2018-08-21 16:21:15 +00:00 |
|
AMDGPUInstructionSelector.cpp
|
AMDGPU/GlobalISel: Implement select() for 32-bit @llvm.minnun and @llvm.maxnum
|
2018-07-13 22:16:03 +00:00 |
|
AMDGPUInstructionSelector.h
|
AMDGPU/GlobalISel: Implement select() for @llvm.amdgcn.exp
|
2018-07-13 21:05:14 +00:00 |
|
AMDGPUIntrinsicInfo.cpp
|
[AMDGPU] Update includes for intrinsic changes :(
|
2018-06-23 03:05:39 +00:00 |
|
AMDGPUIntrinsicInfo.h
|
[AMDGPU] Update includes for intrinsic changes :(
|
2018-06-23 03:05:39 +00:00 |
|
AMDGPUIntrinsics.td
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
AMDGPUISelDAGToDAG.cpp
|
AMDGPU: Handle 32-bit address wraparounds for SMRD opcodes
|
2018-08-29 20:03:00 +00:00 |
|
AMDGPUISelLowering.cpp
|
[AMDGPU] Add support for multi-dword s.buffer.load intrinsic
|
2018-08-25 14:53:17 +00:00 |
|
AMDGPUISelLowering.h
|
[AMDGPU] Add support for multi-dword s.buffer.load intrinsic
|
2018-08-25 14:53:17 +00:00 |
|
AMDGPULegalizerInfo.cpp
|
AMDGPU/GlobalISel: Legalize G_INSERT
|
2018-07-24 02:19:20 +00:00 |
|
AMDGPULegalizerInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPULibCalls.cpp
|
|
|
|
AMDGPULibFunc.cpp
|
|
|
|
AMDGPULibFunc.h
|
|
|
|
AMDGPULowerIntrinsics.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPULowerKernelArguments.cpp
|
AMDGPU: Stop trying to extend arguments for clover
|
2018-07-28 12:34:25 +00:00 |
|
AMDGPULowerKernelAttributes.cpp
|
|
|
|
AMDGPUMachineCFGStructurizer.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUMachineFunction.cpp
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
AMDGPUMachineFunction.h
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
AMDGPUMachineModuleInfo.cpp
|
|
|
|
AMDGPUMachineModuleInfo.h
|
|
|
|
AMDGPUMacroFusion.cpp
|
|
|
|
AMDGPUMacroFusion.h
|
|
|
|
AMDGPUMCInstLower.cpp
|
AMDGPU: Fix getInstSizeInBytes
|
2018-08-29 07:46:09 +00:00 |
|
AMDGPUOpenCLEnqueuedBlockLowering.cpp
|
|
|
|
AMDGPUPerfHintAnalysis.cpp
|
|
|
|
AMDGPUPerfHintAnalysis.h
|
|
|
|
AMDGPUPromoteAlloca.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUPTNote.h
|
|
|
|
AMDGPURegAsmNames.inc.cpp
|
|
|
|
AMDGPURegisterBankInfo.cpp
|
AMDGPU/GlobalISel: Define instruction mapping for G_INSERT
|
2018-08-11 00:51:54 +00:00 |
|
AMDGPURegisterBankInfo.h
|
|
|
|
AMDGPURegisterBanks.td
|
|
|
|
AMDGPURegisterInfo.cpp
|
|
|
|
AMDGPURegisterInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPURegisterInfo.td
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
AMDGPURewriteOutArguments.cpp
|
|
|
|
AMDGPUSearchableTables.td
|
|
|
|
AMDGPUSubtarget.cpp
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
AMDGPUSubtarget.h
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
AMDGPUTargetMachine.cpp
|
run post-RA hazard recognizer pass late
|
2018-07-16 10:02:41 +00:00 |
|
AMDGPUTargetMachine.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUTargetObjectFile.cpp
|
|
|
|
AMDGPUTargetObjectFile.h
|
|
|
|
AMDGPUTargetTransformInfo.cpp
|
[AMDGPU] Consider loads from flat addrspace to be potentially divergent
|
2018-08-21 21:24:31 +00:00 |
|
AMDGPUTargetTransformInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
AMDGPUUnifyDivergentExitNodes.cpp
|
|
|
|
AMDGPUUnifyMetadata.cpp
|
|
|
|
AMDILCFGStructurizer.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
AMDKernelCodeT.h
|
|
|
|
BUFInstructions.td
|
[AMDGPU] Allow int types for MUBUF vdata
|
2018-08-21 11:08:12 +00:00 |
|
CaymanInstructions.td
|
|
|
|
CMakeLists.txt
|
[AMDGPU] Fix layering issue with AMDGPUHSAMetadataStreamer (NFC)
|
2018-07-10 20:07:22 +00:00 |
|
DSInstructions.td
|
|
|
|
EvergreenInstructions.td
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
FLATInstructions.td
|
|
|
|
GCNHazardRecognizer.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNHazardRecognizer.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNILPSched.cpp
|
|
|
|
GCNIterativeScheduler.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNIterativeScheduler.h
|
|
|
|
GCNMinRegStrategy.cpp
|
|
|
|
GCNProcessors.td
|
|
|
|
GCNRegPressure.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNRegPressure.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNSchedStrategy.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
GCNSchedStrategy.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
LLVMBuild.txt
|
|
|
|
MIMGInstructions.td
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
R600.td
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
R600AsmPrinter.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
R600AsmPrinter.h
|
|
|
|
R600ClauseMergePass.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600ControlFlowFinalizer.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
R600Defines.h
|
|
|
|
R600EmitClauseMarkers.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600ExpandSpecialInstrs.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600FrameLowering.cpp
|
|
|
|
R600FrameLowering.h
|
|
|
|
R600InstrFormats.td
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
R600InstrInfo.cpp
|
[PSV] Update API to be able to use TargetCustom without UB.
|
2018-08-20 19:23:45 +00:00 |
|
R600InstrInfo.h
|
[PSV] Update API to be able to use TargetCustom without UB.
|
2018-08-20 19:23:45 +00:00 |
|
R600Instructions.td
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600ISelLowering.cpp
|
AMDGPU/R600: Convert kernel param loads to use PARAM_I_ADDRESS
|
2018-08-01 18:36:07 +00:00 |
|
R600ISelLowering.h
|
AMDGPU/R600: Convert kernel param loads to use PARAM_I_ADDRESS
|
2018-08-01 18:36:07 +00:00 |
|
R600MachineFunctionInfo.cpp
|
|
|
|
R600MachineFunctionInfo.h
|
|
|
|
R600MachineScheduler.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
R600MachineScheduler.h
|
|
|
|
R600OpenCLImageTypeLoweringPass.cpp
|
|
|
|
R600OptimizeVectorRegisters.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600Packetizer.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600Processors.td
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600RegisterInfo.cpp
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600RegisterInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
R600RegisterInfo.td
|
AMDGPU: Separate R600 and GCN TableGen files
|
2018-06-28 23:47:12 +00:00 |
|
R600Schedule.td
|
|
|
|
R700Instructions.td
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIAnnotateControlFlow.cpp
|
Update MemorySSA in BasicBlockUtils.
|
2018-08-21 23:32:03 +00:00 |
|
SIDebuggerInsertNops.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIDefines.h
|
|
|
|
SIFixSGPRCopies.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIFixVGPRCopies.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIFixWWMLiveness.cpp
|
[AMDGPU] Reworked SIFixWWMLiveness
|
2018-08-02 23:31:32 +00:00 |
|
SIFoldOperands.cpp
|
[AMDGPU] Preliminary patch for divergence driven instruction selection. Operands Folding 1.
|
2018-08-30 13:55:04 +00:00 |
|
SIFormMemoryClauses.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIFrameLowering.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIFrameLowering.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIInsertSkips.cpp
|
AMDGPU: Force skip over s_sendmsg and exp instructions
|
2018-07-30 09:23:59 +00:00 |
|
SIInsertWaitcnts.cpp
|
[AMDGPU][Waitcnt] Re-apply fix "comparison of integers of different signs" build error"
|
2018-07-16 10:21:36 +00:00 |
|
SIInstrFormats.td
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIInstrInfo.cpp
|
AMDGPU: Fix getInstSizeInBytes
|
2018-08-29 07:46:09 +00:00 |
|
SIInstrInfo.h
|
AMDGPU: Shrink insts to fold immediates
|
2018-08-28 18:34:24 +00:00 |
|
SIInstrInfo.td
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
SIInstructions.td
|
AMDGPU: Fix packing undef parts of build_vector
|
2018-08-12 08:42:46 +00:00 |
|
SIIntrinsics.td
|
|
|
|
SIISelLowering.cpp
|
[AMDGPU] Add support for a16 modifiear for gfx9
|
2018-08-28 15:07:30 +00:00 |
|
SIISelLowering.h
|
AMDGPU: Fix not respecting byval alignment in call frame setup
|
2018-08-22 11:09:45 +00:00 |
|
SILoadStoreOptimizer.cpp
|
[MI] Change the array of MachineMemOperand pointers to be
|
2018-08-16 21:30:05 +00:00 |
|
SILowerControlFlow.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SILowerI1Copies.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIMachineFunctionInfo.cpp
|
Reapply "AMDGPU: Fix handling of alignment padding in DAG argument lowering"
|
2018-07-20 09:05:08 +00:00 |
|
SIMachineFunctionInfo.h
|
|
|
|
SIMachineScheduler.cpp
|
|
|
|
SIMachineScheduler.h
|
|
|
|
SIMemoryLegalizer.cpp
|
run post-RA hazard recognizer pass late
|
2018-07-16 10:02:41 +00:00 |
|
SIOptimizeExecMasking.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIOptimizeExecMaskingPreRA.cpp
|
AMDGPU: Don't delete instructions if S_ENDPGM has implicit uses
|
2018-08-28 18:55:55 +00:00 |
|
SIPeepholeSDWA.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIProgramInfo.h
|
[AMDGPU] Refactor HSAMetadataStream::emitKernel (NFC)
|
2018-07-10 17:31:32 +00:00 |
|
SIRegisterInfo.cpp
|
[MI] Change the array of MachineMemOperand pointers to be
|
2018-08-16 21:30:05 +00:00 |
|
SIRegisterInfo.h
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SIRegisterInfo.td
|
|
|
|
SISchedule.td
|
|
|
|
SIShrinkInstructions.cpp
|
AMDGPU: Shrink insts to fold immediates
|
2018-08-28 18:34:24 +00:00 |
|
SIWholeQuadMode.cpp
|
AMDGPU: Refactor Subtarget classes
|
2018-07-11 20:59:01 +00:00 |
|
SMInstructions.td
|
[AMDGPU] Add support for multi-dword s.buffer.load intrinsic
|
2018-08-25 14:53:17 +00:00 |
|
SOPInstructions.td
|
|
|
|
VIInstrFormats.td
|
|
|
|
VIInstructions.td
|
|
|
|
VOP1Instructions.td
|
[AMDGPU] Convert rcp to rcp_iflag
|
2018-06-27 15:33:33 +00:00 |
|
VOP2Instructions.td
|
AMDGPU: Fix getInstSizeInBytes
|
2018-08-29 07:46:09 +00:00 |
|
VOP3Instructions.td
|
AMDGPU: Fix getInstSizeInBytes
|
2018-08-29 07:46:09 +00:00 |
|
VOP3PInstructions.td
|
[AMDGPU] Match udot4 pattern.
|
2018-08-29 16:31:18 +00:00 |
|
VOPCInstructions.td
|
AMDGPU: Implement llvm.amdgcn.icmp/fcmp for i16/f16
|
2018-08-15 21:25:20 +00:00 |
|
VOPInstructions.td
|
|
|
