1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/test/MC/ARM/eh-compact-pr0.s
Georgii Rymar c7112b7126 [llvm-readobj] - For SHT_REL relocations, don't display an addend.
This is https://bugs.llvm.org/show_bug.cgi?id=44257.

In LLVM style we always print `0` as addend when dumping
SHT_REL relocations. It is confusing, this patch stops
printing it as the first comment on the bug page suggests.

Differential revision: https://reviews.llvm.org/D93033
2020-12-14 12:03:00 +03:00

111 lines
3.9 KiB
ArmAsm

@ RUN: llvm-mc %s -triple=armv7-unknown-linux-gnueabi -filetype=obj -o - \
@ RUN: | llvm-readobj -S --sd --sr - > %t
@ RUN: FileCheck %s < %t
@ RUN: FileCheck --check-prefixes=RELOC,RELOC-NOAND %s < %t
@ RUN: llvm-mc %s -triple=armv7-unknown-linux-androideabi -filetype=obj -o - \
@ RUN: | llvm-readobj -S --sd --sr - | FileCheck --check-prefix=RELOC %s
@ Check the compact pr0 model
.syntax unified
.section .TEST1
.globl func1
.align 2
.type func1,%function
func1:
.fnstart
.save {r11, lr}
push {r11, lr}
.setfp r11, sp
mov r11, sp
pop {r11, lr}
mov pc, lr
.fnend
.section .TEST2
.globl func2
.align 2
.type func2,%function
func2:
.fnstart
.save {r11, lr}
push {r11, lr}
pop {r11, pc}
.fnend
@-------------------------------------------------------------------------------
@ Check .TEST1 section
@-------------------------------------------------------------------------------
@ CHECK: Sections [
@ CHECK: Section {
@ CHECK: Name: .TEST1
@ CHECK: SectionData (
@ CHECK: 0000: 00482DE9 0DB0A0E1 0048BDE8 0EF0A0E1 |.H-......H......|
@ CHECK: )
@ CHECK: }
@-------------------------------------------------------------------------------
@ Check .ARM.exidx.TEST1 section
@-------------------------------------------------------------------------------
@ CHECK: Section {
@ CHECK: Name: .ARM.exidx.TEST1
@-------------------------------------------------------------------------------
@ 0x80 = Compact model 0, personality routine: __aeabi_unwind_cpp_pr0
@ 0x9B = $sp can be found in $r11
@ 0x8480 = pop {r11, r14}
@-------------------------------------------------------------------------------
@ CHECK: SectionData (
@ CHECK: 0000: 00000000 80849B80 |........|
@ CHECK: )
@ CHECK: }
@-------------------------------------------------------------------------------
@ The first word should be relocated to .TEST1 section. Besides, on non-Android
@ there is another relocation entry for __aeabi_unwind_cpp_pr0, so that the
@ linker will keep __aeabi_unwind_cpp_pr0.
@-------------------------------------------------------------------------------
@ RELOC: Section {
@ RELOC: Name: .rel.ARM.exidx.TEST1
@ RELOC: Relocations [
@ RELOC-NOAND-NEXT: 0x0 R_ARM_NONE __aeabi_unwind_cpp_pr0
@ RELOC-NEXT: 0x0 R_ARM_PREL31 .TEST1
@ RELOC-NEXT: ]
@-------------------------------------------------------------------------------
@ Check .TEST2 section
@-------------------------------------------------------------------------------
@ CHECK: Section {
@ CHECK: Name: .TEST2
@ CHECK: SectionData (
@ CHECK: 0000: 00482DE9 0088BDE8 |.H-.....|
@ CHECK: )
@ CHECK: }
@-------------------------------------------------------------------------------
@ Check .ARM.exidx.TEST1 section
@-------------------------------------------------------------------------------
@ CHECK: Section {
@ CHECK: Name: .ARM.exidx.TEST2
@-------------------------------------------------------------------------------
@ 0x80 = Compact model 0, personality routine: __aeabi_unwind_cpp_pr0
@ 0x8480 = pop {r11, r14}
@ 0xB0 = finish
@-------------------------------------------------------------------------------
@ CHECK: SectionData (
@ CHECK: 0000: 00000000 B0808480 |........|
@ CHECK: )
@ CHECK: }
@-------------------------------------------------------------------------------
@ The first word should be relocated to .TEST2 section. Besides, on non-Android
@ there is another relocation entry for __aeabi_unwind_cpp_pr0, so that the
@ linker will keep __aeabi_unwind_cpp_pr0.
@-------------------------------------------------------------------------------
@ RELOC: Section {
@ RELOC: Name: .rel.ARM.exidx.TEST2
@ RELOC: Relocations [
@ RELOC-NOAND-NEXT: 0x0 R_ARM_NONE __aeabi_unwind_cpp_pr0
@ RELOC-NEXT: 0x0 R_ARM_PREL31 .TEST2
@ RELOC-NEXT: ]