| .. |
|
AsmParser
|
AMDGPU: Add instruction definitions for VGPR indexing
|
2016-10-12 18:00:51 +00:00 |
|
Disassembler
|
Move the global variables representing each Target behind accessor function
|
2016-10-09 23:00:34 +00:00 |
|
InstPrinter
|
[AMDGPU] Stop using MCRegisterClass::getSize()
|
2016-10-19 17:40:36 +00:00 |
|
MCTargetDesc
|
[AMDGPU] Make note record name a static const member of target streamer
|
2016-10-20 18:22:36 +00:00 |
|
TargetInfo
|
Move the global variables representing each Target behind accessor function
|
2016-10-09 23:00:34 +00:00 |
|
Utils
|
AMDGPU/SI: Handle hazard with > 8 byte VMEM stores
|
2016-10-27 23:05:31 +00:00 |
|
AMDGPU.h
|
Move the global variables representing each Target behind accessor function
|
2016-10-09 23:00:34 +00:00 |
|
AMDGPU.td
|
AMDGPU: Refactor processor definition to use ISA version features
|
2016-10-26 16:37:56 +00:00 |
|
AMDGPUAlwaysInlinePass.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDGPUAnnotateKernelFeatures.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDGPUAnnotateUniformValues.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
AMDGPU : Add a function to enable and disable IEEEBit for SC and shader
|
2016-10-19 22:34:49 +00:00 |
|
AMDGPUAsmPrinter.h
|
Reapply "AMDGPU: Support using tablegened MC pseudo expansions"
|
2016-10-06 17:19:11 +00:00 |
|
AMDGPUCallingConv.td
|
AMDGPU: Fix kernel argument alignment impacting stack size
|
2016-06-18 05:15:53 +00:00 |
|
AMDGPUCallLowering.cpp
|
GlobalISel: pass Function to lowerFormalArguments directly (NFC).
|
2016-09-21 12:57:35 +00:00 |
|
AMDGPUCallLowering.h
|
GlobalISel: pass Function to lowerFormalArguments directly (NFC).
|
2016-09-21 12:57:35 +00:00 |
|
AMDGPUCodeGenPrepare.cpp
|
[AMDGPU] AMDGPUCodeGenPrepare: remove extra ';'
|
2016-10-07 14:39:53 +00:00 |
|
AMDGPUFrameLowering.cpp
|
MachineFunction: Return reference for getFrameInfo(); NFC
|
2016-07-28 18:40:00 +00:00 |
|
AMDGPUFrameLowering.h
|
AMDGPU: Move R600 only pieces into R600 classes
|
2016-07-09 18:11:15 +00:00 |
|
AMDGPUInstrInfo.cpp
|
[AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h
|
2016-10-07 14:46:06 +00:00 |
|
AMDGPUInstrInfo.h
|
[AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h
|
2016-10-07 14:46:06 +00:00 |
|
AMDGPUInstrInfo.td
|
AMDGPU: Select mulhi 24-bit instructions
|
2016-08-27 01:32:27 +00:00 |
|
AMDGPUInstructions.td
|
[AMDGPU] add fcopysign(f64, f32) pattern
|
2016-10-20 16:17:54 +00:00 |
|
AMDGPUIntrinsicInfo.cpp
|
AMDGPU: Change fdiv lowering based on !fpmath metadata
|
2016-07-19 23:16:53 +00:00 |
|
AMDGPUIntrinsicInfo.h
|
AMDGPU: Change fdiv lowering based on !fpmath metadata
|
2016-07-19 23:16:53 +00:00 |
|
AMDGPUIntrinsics.td
|
AMDGPU: Remove read_workdim intrinsic
|
2016-07-25 20:17:02 +00:00 |
|
AMDGPUISelDAGToDAG.cpp
|
AMDGPU: Select 64-bit {ADD,SUB}{C,E} nodes
|
2016-10-14 10:30:00 +00:00 |
|
AMDGPUISelLowering.cpp
|
AMDGPU/SI: Fix crash caused by r284267
|
2016-10-21 20:25:11 +00:00 |
|
AMDGPUISelLowering.h
|
[Target] remove TargetRecip class; 2nd try
|
2016-10-20 16:55:45 +00:00 |
|
AMDGPUMachineFunction.cpp
|
AMDGPU: Make AMDGPUMachineFunction fields private
|
2016-07-26 16:45:58 +00:00 |
|
AMDGPUMachineFunction.h
|
AMDGPU: Make AMDGPUMachineFunction fields private
|
2016-07-26 16:45:58 +00:00 |
|
AMDGPUMCInstLower.cpp
|
[AMDGPU] Emit 32-bit lo/hi got and pc relative variant kinds for external and global address space variables
|
2016-10-14 04:37:34 +00:00 |
|
AMDGPUMCInstLower.h
|
Reapply "AMDGPU: Support using tablegened MC pseudo expansions"
|
2016-10-06 17:19:11 +00:00 |
|
AMDGPUOpenCLImageTypeLoweringPass.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDGPUPromoteAlloca.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDGPURegisterInfo.cpp
|
AMDGPU: Move R600 only pieces into R600 classes
|
2016-07-09 18:11:15 +00:00 |
|
AMDGPURegisterInfo.h
|
AMDGPU: Move R600 only pieces into R600 classes
|
2016-07-09 18:11:15 +00:00 |
|
AMDGPURegisterInfo.td
|
|
|
|
AMDGPURuntimeMetadata.h
|
AMDGPU: Add hidden kernel arguments to runtime metadata
|
2016-09-07 17:44:00 +00:00 |
|
AMDGPUSubtarget.cpp
|
AMDGPU/SI: Don't allow unaligned scratch access
|
2016-10-14 18:10:39 +00:00 |
|
AMDGPUSubtarget.h
|
AMDGPU/SI: Handle hazard with > 8 byte VMEM stores
|
2016-10-27 23:05:31 +00:00 |
|
AMDGPUTargetMachine.cpp
|
Move the global variables representing each Target behind accessor function
|
2016-10-09 23:00:34 +00:00 |
|
AMDGPUTargetMachine.h
|
AMDGPU: Delete more dead code
|
2016-07-22 17:01:25 +00:00 |
|
AMDGPUTargetObjectFile.cpp
|
Target: Change various section classifiers in TargetLoweringObjectFile to take a GlobalObject.
|
2016-10-24 19:23:39 +00:00 |
|
AMDGPUTargetObjectFile.h
|
Target: Change various section classifiers in TargetLoweringObjectFile to take a GlobalObject.
|
2016-10-24 19:23:39 +00:00 |
|
AMDGPUTargetTransformInfo.cpp
|
Add new target hooks for LoadStoreVectorizer
|
2016-10-03 10:31:34 +00:00 |
|
AMDGPUTargetTransformInfo.h
|
Do a sweep over move ctors and remove those that are identical to the default.
|
2016-10-20 12:20:28 +00:00 |
|
AMDILCFGStructurizer.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
AMDKernelCodeT.h
|
[AMDGPU] fix amd_kernel_code_t bit field position as per spec (added missing reserved fields)
|
2016-02-24 10:54:25 +00:00 |
|
BUFInstructions.td
|
AMDGPU/SI: Handle hazard with > 8 byte VMEM stores
|
2016-10-27 23:05:31 +00:00 |
|
CaymanInstructions.td
|
AMDGPU: Select mulhi 24-bit instructions
|
2016-08-27 01:32:27 +00:00 |
|
CIInstructions.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
|
CMakeLists.txt
|
Reapply "AMDGPU: Support using tablegened MC pseudo expansions"
|
2016-10-06 17:19:11 +00:00 |
|
DSInstructions.td
|
[AMDGPU][mc] Fix ds_min/max[_rtn]_f32 - extra source operand removed.
|
2016-10-21 14:49:22 +00:00 |
|
EvergreenInstructions.td
|
AMDGPU: Select mulhi 24-bit instructions
|
2016-08-27 01:32:27 +00:00 |
|
FLATInstructions.td
|
[AMDGPU] Refactor FLAT TD instructions
|
2016-09-05 11:22:51 +00:00 |
|
GCNHazardRecognizer.cpp
|
AMDGPU/SI: Handle hazard with sgpr lane selects for v_{read,write}lane
|
2016-10-27 23:42:29 +00:00 |
|
GCNHazardRecognizer.h
|
AMDGPU/SI: Handle hazard with sgpr lane selects for v_{read,write}lane
|
2016-10-27 23:42:29 +00:00 |
|
GCNSchedStrategy.cpp
|
[AMDGPU] Wave and register controls
|
2016-09-06 20:22:28 +00:00 |
|
GCNSchedStrategy.h
|
AMDGPU/SI: Implement a custom MachineSchedStrategy
|
2016-08-29 19:42:52 +00:00 |
|
LLVMBuild.txt
|
AMDGPU: Prune AMDGPUAsmParser in libdeps.
|
2016-07-09 07:54:27 +00:00 |
|
MIMGInstructions.td
|
AMDGPU/SI: Change mimg intrinsic signatures
|
2016-10-12 16:35:29 +00:00 |
|
Processors.td
|
AMDGPU: Refactor processor definition to use ISA version features
|
2016-10-26 16:37:56 +00:00 |
|
R600ClauseMergePass.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600ControlFlowFinalizer.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600Defines.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
R600EmitClauseMarkers.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600ExpandSpecialInstrs.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600FrameLowering.cpp
|
AMDGPU: Cleanup subtarget handling.
|
2016-06-24 06:30:11 +00:00 |
|
R600FrameLowering.h
|
AMDGPU: Cleanup subtarget handling.
|
2016-06-24 06:30:11 +00:00 |
|
R600InstrFormats.td
|
AMDGPU/R600: Convert buffer id to VTX_READ input
|
2016-08-15 21:38:30 +00:00 |
|
R600InstrInfo.cpp
|
Finish renaming remaining analyzeBranch functions
|
2016-09-14 20:43:16 +00:00 |
|
R600InstrInfo.h
|
Finish renaming remaining analyzeBranch functions
|
2016-09-14 20:43:16 +00:00 |
|
R600Instructions.td
|
Target: Remove unused patterns and transforms. NFC.
|
2016-10-07 00:30:49 +00:00 |
|
R600Intrinsics.td
|
AMDGPU: Fix TargetPrefix for remaining r600 intrinsics
|
2016-07-15 21:27:08 +00:00 |
|
R600ISelLowering.cpp
|
AMDGPU: Refactor kernel argument lowering
|
2016-09-16 21:53:00 +00:00 |
|
R600ISelLowering.h
|
AMDGPU: Fix i1 fp_to_int
|
2016-07-22 17:01:21 +00:00 |
|
R600MachineFunctionInfo.cpp
|
AMDGPU: Delete more dead code
|
2016-07-22 17:01:25 +00:00 |
|
R600MachineFunctionInfo.h
|
AMDGPU: Delete more dead code
|
2016-07-22 17:01:25 +00:00 |
|
R600MachineScheduler.cpp
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
R600MachineScheduler.h
|
AMDGPU: Cleanup subtarget handling.
|
2016-06-24 06:30:11 +00:00 |
|
R600OptimizeVectorRegisters.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600Packetizer.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
R600RegisterInfo.cpp
|
AMDGPU: Move R600 only pieces into R600 classes
|
2016-07-09 18:11:15 +00:00 |
|
R600RegisterInfo.h
|
AMDGPU: Move R600 only pieces into R600 classes
|
2016-07-09 18:11:15 +00:00 |
|
R600RegisterInfo.td
|
|
|
|
R600Schedule.td
|
AMDGPU: Fix trailing whitespace
|
2016-06-10 02:18:02 +00:00 |
|
R700Instructions.td
|
|
|
|
SIAnnotateControlFlow.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIDebuggerInsertNops.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIDefines.h
|
AMDGPU: Add instruction definitions for VGPR indexing
|
2016-10-12 18:00:51 +00:00 |
|
SIFixControlFlowLiveIntervals.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIFixSGPRCopies.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIFoldOperands.cpp
|
AMDGPU: Don't fold undef uses or copies with implicit uses
|
2016-10-06 18:12:13 +00:00 |
|
SIFrameLowering.cpp
|
AMDGPU/SI: Add support for triples with the mesa3d operating system
|
2016-09-16 21:34:26 +00:00 |
|
SIFrameLowering.h
|
AMDGPU: Refactor frame lowering
|
2016-08-31 21:52:21 +00:00 |
|
SIInsertSkips.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIInsertWaits.cpp
|
[AMDGPU] Refactor waitcnt encoding
|
2016-10-11 18:58:22 +00:00 |
|
SIInstrFormats.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
|
SIInstrInfo.cpp
|
AMDGPU: Fix counting si_mask_branch as 4 bytes
|
2016-10-26 14:53:54 +00:00 |
|
SIInstrInfo.h
|
[AMDGPU] Emit 32-bit lo/hi got and pc relative variant kinds for external and global address space variables
|
2016-10-14 04:37:34 +00:00 |
|
SIInstrInfo.td
|
[AMDGPU] Emit 32-bit lo/hi got and pc relative variant kinds for external and global address space variables
|
2016-10-14 04:37:34 +00:00 |
|
SIInstructions.td
|
AMDGPU: Fix counting si_mask_branch as 4 bytes
|
2016-10-26 14:53:54 +00:00 |
|
SIIntrinsics.td
|
AMDGPU: Allow some control flow intrinsics to be CSEd
|
2016-09-16 22:11:18 +00:00 |
|
SIISelLowering.cpp
|
AMDGPU/SI: Don't emit multi-dword flat memory ops when they might access scratch
|
2016-10-26 14:38:47 +00:00 |
|
SIISelLowering.h
|
[AMDGPU] Emit constant address space data in .rodata section and use relocations instead of fixups (amdhsa only)
|
2016-10-20 18:12:38 +00:00 |
|
SILoadStoreOptimizer.cpp
|
AMDGPU: Fix SILoadStoreOptimizer when writes cannot be merged due register dependencies
|
2016-10-27 08:15:07 +00:00 |
|
SILowerControlFlow.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SILowerI1Copies.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIMachineFunctionInfo.cpp
|
AMDGPU/SI: Add support for triples with the mesa3d operating system
|
2016-09-16 21:34:26 +00:00 |
|
SIMachineFunctionInfo.h
|
[AMDGPU] Wave and register controls
|
2016-09-06 20:22:28 +00:00 |
|
SIMachineScheduler.cpp
|
AMDGPU/SI: Use a better method for determining the largest pressure sets
|
2016-08-26 21:16:37 +00:00 |
|
SIMachineScheduler.h
|
AMDGPU: R600 code splitting cleanup
|
2016-03-11 08:00:27 +00:00 |
|
SIOptimizeExecMasking.cpp
|
AMDGPU: Fix use-after-free in SIOptimizeExecMasking
|
2016-10-07 08:40:14 +00:00 |
|
SIRegisterInfo.cpp
|
Reapply "AMDGPU: Don't use offen if it is 0"
|
2016-10-26 15:08:16 +00:00 |
|
SIRegisterInfo.h
|
Reapply "AMDGPU: Don't use offen if it is 0"
|
2016-10-26 15:08:16 +00:00 |
|
SIRegisterInfo.td
|
AMDGPU : Fix mqsad_u32_u8 instruction incorrect data type.
|
2016-09-09 19:31:51 +00:00 |
|
SISchedule.td
|
AMDGPU/SI: Implement a custom MachineSchedStrategy
|
2016-08-29 19:42:52 +00:00 |
|
SIShrinkInstructions.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SITypeRewriter.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SIWholeQuadMode.cpp
|
Use StringRef in Pass/PassManager APIs (NFC)
|
2016-10-01 02:56:57 +00:00 |
|
SMInstructions.td
|
[AMDGPU] Scalar Memory instructions TD refactoring
|
2016-09-01 09:56:47 +00:00 |
|
SOPInstructions.td
|
AMDGPU: Add instruction definitions for VGPR indexing
|
2016-10-12 18:00:51 +00:00 |
|
VIInstrFormats.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
|
VIInstructions.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
|
VOP1Instructions.td
|
AMDGPU: Fix Two Address problems with v_movreld
|
2016-10-24 14:56:02 +00:00 |
|
VOP2Instructions.td
|
[AMDGPU] Assembler: support v_mac_f32 DPP and SDWA. Move getNamedOperandIdx to AMDGPUBaseInfo.h
|
2016-10-07 14:46:06 +00:00 |
|
VOP3Instructions.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
|
VOPCInstructions.td
|
AMDGPU: Use unsigned compare for eq/ne
|
2016-09-30 01:50:20 +00:00 |
|
VOPInstructions.td
|
[AMDGPU] Refactor VOP1 and VOP2 instruction TD definitions
|
2016-09-23 09:08:07 +00:00 |
40599ea21b