RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 21:13:02 +02:00
Code Issues Projects Releases Wiki Activity
518fb58ed4
llvm-mirror/test/CodeGen/MIR
History
Matthias Braun 64003711e2 MIR: Support MachineMemOperands without associated value 
This is allowed (though used rarely) and useful to keep your tests
short.

llvm-svn: 271752
2016-06-04 00:06:31 +00:00
..
AArch64 [AArch64] Allow loads with imp-def to be handled in getMemOpBaseRegImmOfsWidth() 2016-03-31 20:53:47 +00:00
AMDGPU
ARM ARM: fix handling of SUB immediates in peephole opt. 2016-05-02 18:30:08 +00:00
Generic [llc] New diagnostic handler 2016-05-16 14:28:02 +00:00
Hexagon Add test/CodeGen/MIR/Hexagon/lit.local.cfg 2016-05-26 18:35:45 +00:00
Mips
NVPTX
PowerPC
X86 MIR: Support MachineMemOperands without associated value 2016-06-04 00:06:31 +00:00