mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 03:53:04 +02:00
be31de50ad
This allows the instruction selection to follow mode in Intel syntax. And allows a suffix to be used to change size. This matches gas behavior from what I could tell. llvm-svn: 331138
39 lines
577 B
ArmAsm
39 lines
577 B
ArmAsm
// RUN: llvm-mc %s -triple=i686-pc-windows | FileCheck %s
|
|
|
|
.intel_syntax
|
|
|
|
push [eax]
|
|
// CHECK: pushl (%eax)
|
|
call [eax]
|
|
// CHECK: calll *(%eax)
|
|
jmp [eax]
|
|
// CHECK: jmpl *(%eax)
|
|
|
|
lgdt [eax]
|
|
// CHECK: lgdtl (%eax)
|
|
lidt [eax]
|
|
// CHECK: lidtl (%eax)
|
|
sgdt [eax]
|
|
// CHECK: sgdtl (%eax)
|
|
sidt [eax]
|
|
// CHECK: sidtl (%eax)
|
|
|
|
// mode switch
|
|
.code16
|
|
|
|
push [eax]
|
|
// CHECK: pushw (%eax)
|
|
call [eax]
|
|
// CHECK: callw *(%eax)
|
|
jmp [eax]
|
|
// CHECK: jmpw *(%eax)
|
|
|
|
lgdt [eax]
|
|
// CHECK: lgdtw (%eax)
|
|
lidt [eax]
|
|
// CHECK: lidtw (%eax)
|
|
sgdt [eax]
|
|
// CHECK: sgdtw (%eax)
|
|
sidt [eax]
|
|
// CHECK: sidtw (%eax)
|