1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/CodeGen/SystemZ/foldmemop-imm-01.ll
Jonas Paulsson 8975f60913 [SystemZ] Improve foldMemoryOperandImpl()
A spilled load of an immediate can use MVHI/MVGHI instead.
A compare of a spilled register against an immediate can use CHSI/CGHSI.
A logical compare can use CLFHSI/CLGHSI.

Review: Ulrich Weigand

Differential Revision: https://reviews.llvm.org/D76055
2020-03-25 16:21:08 +01:00

56 lines
1.9 KiB
LLVM

; RUN: llc < %s -mtriple=s390x-linux-gnu -O3 -mcpu=z10 | FileCheck %s
; RUN: llc < %s -mtriple=s390x-linux-gnu -O3 -mcpu=z14 | FileCheck %s
;
; Test folding of spilled immediate loads and compares.
define i32 @fun0(i32 *%src, i32 %arg) nounwind {
; CHECK-LABEL: fun0:
; CHECK: mvhi 164(%r15), 0 # 4-byte Folded Spill
; CHECK: mvc 164(4,%r15), 0(%r2) # 4-byte Folded Spill
; CHECK-LABEL: .LBB0_2:
; CHECK: chsi 164(%r15), 2 # 4-byte Folded Reload
entry:
%cmp = icmp eq i32 %arg, 0
br i1 %cmp, label %cond, label %exit
cond:
%val0 = load i32, i32 *%src
call void asm sideeffect "", "~{r0},~{r1},~{r2},~{r3},~{r4},~{r5},~{r6},~{r7},~{r8},~{r9},~{r10},~{r11},~{r12},~{r13},~{r14},~{r15}"() nounwind
br label %exit
exit:
%tmp0 = phi i32 [0, %entry], [%val0, %cond]
call void asm sideeffect "", "~{r0},~{r1},~{r2},~{r3},~{r4},~{r5},~{r6},~{r7},~{r8},~{r9},~{r10},~{r11},~{r12},~{r13},~{r14},~{r15}"() nounwind
%cmp0 = icmp ne i32 %tmp0, 2
%zxt0 = zext i1 %cmp0 to i32
%and0 = and i32 %arg, %zxt0
ret i32 %and0
}
define i64 @fun1(i64 *%src, i64 %arg) nounwind {
; CHECK-LABEL: fun1:
; CHECK: mvghi 168(%r15), 0 # 8-byte Folded Spill
; CHECK: mvc 168(8,%r15), 0(%r2) # 8-byte Folded Spill
; CHECK-LABEL: .LBB1_2:
; CHECK: cghsi 168(%r15), 2 # 8-byte Folded Reload
entry:
%cmp = icmp eq i64 %arg, 0
br i1 %cmp, label %cond, label %exit
cond:
%val0 = load i64, i64 *%src
call void asm sideeffect "", "~{r0},~{r1},~{r2},~{r3},~{r4},~{r5},~{r6},~{r7},~{r8},~{r9},~{r10},~{r11},~{r12},~{r13},~{r14},~{r15}"() nounwind
br label %exit
exit:
%tmp0 = phi i64 [0, %entry], [%val0, %cond]
call void asm sideeffect "", "~{r0},~{r1},~{r2},~{r3},~{r4},~{r5},~{r6},~{r7},~{r8},~{r9},~{r10},~{r11},~{r12},~{r13},~{r14},~{r15}"() nounwind
%cmp0 = icmp ne i64 %tmp0, 2
%zxt0 = zext i1 %cmp0 to i64
%and0 = and i64 %arg, %zxt0
ret i64 %and0
}