| .. |
|
AlignedBundling
|
|
|
|
3DNow.s
|
|
|
|
2011-09-06-NoNewline.s
|
|
|
|
abs8.s
|
MC: Introduce the ABS8 symbol modifier.
|
2017-01-31 18:28:44 +00:00 |
|
address-size.s
|
|
|
|
avx512-encodings.s
|
[AVX-512] Add more gather/scatter encoding test cases.
|
2017-01-16 00:58:20 +00:00 |
|
avx512-err.s
|
|
|
|
avx512bw-encoding.s
|
[x86][inline-asm][avx512] allow swapping of '{k<num>}' & '{z}' marks
|
2016-10-18 13:52:39 +00:00 |
|
avx512ifma-encoding.s
|
|
|
|
avx512ifmavl-encoding.s
|
|
|
|
avx512vbmi-encoding.s
|
|
|
|
avx512vl-encoding.s
|
[AVX-512] Add more gather/scatter encoding test cases.
|
2017-01-16 00:58:20 +00:00 |
|
cfi_def_cfa-crash.s
|
|
|
|
code16gcc.s
|
Add support for Code16GCC
|
2016-09-26 19:33:36 +00:00 |
|
compact-unwind.s
|
|
|
|
data-prefix16.s
|
[X86] Fix for bugzilla 31576 - add support for "data32" instruction prefix
|
2017-01-18 08:07:51 +00:00 |
|
data-prefix32.s
|
[X86] Fix for bugzilla 31576 - add support for "data32" instruction prefix
|
2017-01-18 08:07:51 +00:00 |
|
data-prefix64.s
|
[X86] Fix for bugzilla 31576 - add support for "data32" instruction prefix
|
2017-01-18 08:07:51 +00:00 |
|
data-prefix-fail.s
|
[X86] Fix for bugzilla 31576 - add support for "data32" instruction prefix
|
2017-01-18 08:07:51 +00:00 |
|
encoder-fail.s
|
|
|
|
error-reloc.s
|
|
|
|
expand-var.s
|
|
|
|
faultmap-section-parsing.s
|
|
|
|
fde-reloc.s
|
|
|
|
fixup-cpu-mode.s
|
|
|
|
fp-setup-macho.s
|
X86: loosen an overly aggressive MachO assertion
|
2016-09-20 17:05:04 +00:00 |
|
gnux32-dwarf-gen.s
|
|
|
|
hex-immediates.s
|
|
|
|
i386-darwin-frame-register.ll
|
|
|
|
imm-comments.s
|
|
|
|
index-operations.s
|
|
|
|
inline-asm-obj.ll
|
|
|
|
intel-syntax-2.s
|
|
|
|
intel-syntax-ambiguous.s
|
|
|
|
intel-syntax-avx512.s
|
[AVX-512] Correct memory operand size for VPGATHERQPS and VPGATHERQD
|
2017-01-16 00:55:58 +00:00 |
|
intel-syntax-bitwise-ops.s
|
[X86][MS-compatability]Allow named synonymous for MS-assembly operators
|
2017-04-04 14:43:23 +00:00 |
|
intel-syntax-directional-label.s
|
|
|
|
intel-syntax-encoding.s
|
[MC] Fix Intel Operand assembly parsing for .set ids
|
2016-08-02 17:56:03 +00:00 |
|
intel-syntax-error.s
|
[X86] Don't randomly encode %rip where illegal
|
2016-10-05 15:23:35 +00:00 |
|
intel-syntax-hex.s
|
|
|
|
intel-syntax-invalid-basereg.s
|
|
|
|
intel-syntax-invalid-scale.s
|
|
|
|
intel-syntax-print.ll
|
|
|
|
intel-syntax-ptr-sized.s
|
|
|
|
intel-syntax-unsized-memory.s
|
|
|
|
intel-syntax-x86-64-avx512f_vl.s
|
Some instructions were missing, other implemented falsely. this patch aims at amending those issues. full list:
|
2016-11-20 17:09:56 +00:00 |
|
intel-syntax-x86-64-avx.s
|
[X86][AVX2] Passing the appropriate memory operand class to VPMADDWD instruction.
|
2016-12-22 08:42:46 +00:00 |
|
intel-syntax-x86-avx512dq_vl.s
|
Some instructions were missing, other implemented falsely. this patch aims at amending those issues. full list:
|
2016-11-20 17:09:56 +00:00 |
|
intel-syntax-x86-avx512vbmi_vl.s
|
The 'vpmultishiftqb' instruction was implemented falsely, this patch amend it.
|
2016-11-20 17:19:55 +00:00 |
|
intel-syntax.s
|
[X86]Enable the use of 'mov' with a 64bit GPR and a large immediate
|
2017-01-25 07:09:42 +00:00 |
|
invalid_opcode.s
|
|
|
|
invalid-sleb.s
|
|
|
|
large-bss.s
|
|
|
|
line-table-sections.s
|
Check that line table entries don't spill over between sections even if they're empty at the end of a section
|
2017-03-16 00:52:18 +00:00 |
|
lit.local.cfg
|
|
|
|
lwp-x86_64.s
|
[X86][LWP] Add llvm support for LWP instructions (reapplied).
|
2017-05-03 15:51:39 +00:00 |
|
lwp.s
|
[X86][LWP] Add llvm support for LWP instructions (reapplied).
|
2017-05-03 15:51:39 +00:00 |
|
macho-reloc-errors-x86_64.s
|
Add a common error checking for some invalid expressions.
|
2017-06-22 17:25:35 +00:00 |
|
macho-reloc-errors-x86.s
|
|
|
|
macho-uleb.s
|
|
|
|
mpx-encodings.s
|
[X86] Decode MPX BND registers.
|
2016-07-14 14:53:21 +00:00 |
|
no-elf-compact-unwind.s
|
|
|
|
padlock.s
|
|
|
|
pr22004.s
|
The fix for PR22004: X86AsmParser.cpp asserts: OperandStack.size() > 1 && "Too few operands."
|
2017-05-26 13:23:34 +00:00 |
|
pr22028.s
|
[X86] Fix intel syntax push parsing bug
|
2016-10-06 15:28:08 +00:00 |
|
pr27884.s
|
2 tests that were lost in rL301390
|
2017-04-27 10:20:35 +00:00 |
|
pr28547.s
|
[X86][MC] Fix bracket expression parsing in intel-style assembly.
|
2016-07-14 17:37:05 +00:00 |
|
relax-insn.s
|
|
|
|
reloc-bss.s
|
[MC] Don't crash when trying to emit a relocation against .bss.
|
2016-07-26 18:16:33 +00:00 |
|
reloc-directive.s
|
|
|
|
reloc-macho.s
|
|
|
|
reloc-undef-global.s
|
|
|
|
ret.s
|
[x86] Accept 'retn' as an alias to 'ret[lqw]'\'ret' (At&t\Intel)
|
2016-09-28 15:52:56 +00:00 |
|
sgx-encoding.s
|
|
|
|
shuffle-comments.s
|
|
|
|
stackmap-nops.ll
|
|
|
|
validate-inst-att.s
|
|
|
|
validate-inst-intel.s
|
|
|
|
variant-diagnostics.s
|
|
|
|
x86_64-avx-clmul-encoding.s
|
|
|
|
x86_64-avx-encoding.s
|
[X86][AVX2] Passing the appropriate memory operand class to VPMADDWD instruction.
|
2016-12-22 08:42:46 +00:00 |
|
x86_64-bmi-encoding.s
|
|
|
|
x86_64-encoding.s
|
[X86] Fix printing of sha256rnds2 to include the implicit %xmm0 argument.
|
2017-02-05 18:33:31 +00:00 |
|
x86_64-fma3-encoding.s
|
|
|
|
x86_64-fma4-encoding.s
|
|
|
|
x86_64-hle-encoding.s
|
|
|
|
x86_64-imm-widths.s
|
|
|
|
x86_64-rand-encoding.s
|
|
|
|
x86_64-rtm-encoding.s
|
|
|
|
x86_64-signed-reloc.s
|
|
|
|
x86_64-sse4a.s
|
|
|
|
x86_64-tbm-encoding.s
|
|
|
|
x86_64-xop-encoding.s
|
|
|
|
x86_directives.s
|
|
|
|
x86_errors.s
|
[X86] Don't randomly encode %rip where illegal
|
2016-10-05 15:23:35 +00:00 |
|
x86_long_nop.s
|
[LMT] Restrict nop length to one
|
2016-12-01 15:19:10 +00:00 |
|
x86_nop.s
|
|
|
|
x86_operands.s
|
|
|
|
x86-16.s
|
[X86] Fix for bugzilla 31576 - add support for "data32" instruction prefix
|
2017-01-18 08:07:51 +00:00 |
|
x86-32-avx.s
|
[X86] Cleanup 'x' and 'y' mnemonic suffixes for vcvtpd2dq/vcvttpd2dq/vcvtpd2ps and similar instructions.
|
2016-11-14 01:53:29 +00:00 |
|
x86-32-coverage.s
|
[X86] Remove PCOMMIT instruction support since Intel has deprecated this instruction with no plans to release products with it.
|
2017-02-08 05:45:39 +00:00 |
|
x86-32-fma3.s
|
|
|
|
x86-32-ms-inline-asm.s
|
|
|
|
x86-32.s
|
[X86] Clzero intrinsic and its addition under znver1
|
2017-02-09 04:27:34 +00:00 |
|
x86-64-avx512bw_vl.s
|
|
|
|
x86-64-avx512bw.s
|
|
|
|
x86-64-avx512cd_vl.s
|
|
|
|
x86-64-avx512cd.s
|
|
|
|
x86-64-avx512dq_vl.s
|
|
|
|
x86-64-avx512dq.s
|
|
|
|
x86-64-avx512f_vl.s
|
|
|
|
x86-64-avx512vpopcntdq.s
|
[X86] Adding vpopcntd and vpopcntq instructions
|
2017-05-25 13:45:23 +00:00 |
|
x86-64.s
|
[X86][SSE2] Fix asm string for movq (Move Quadword) instruction.
|
2017-04-26 07:08:44 +00:00 |
|
x86-branch-relaxation.s
|
|
|
|
x86-evenDirective.s
|
|
|
|
x86-itanium.ll
|
|
|
|
x86-target-directives.s
|
|
|
|
x86-windows-itanium-libcalls.ll
|
|
|
|
X86_64-pku.s
|
|
|
