1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 04:32:44 +01:00
llvm-mirror/include/llvm/Target
David Green 61ff754920 [AArch64] Add Tiny Code Model for AArch64
This adds the plumbing for the Tiny code model for the AArch64 backend. This,
instead of loading addresses through the normal ADRP;ADD pair used in the Small
model, uses a single ADR. The 21 bit range of an ADR means that the code and
its statically defined symbols need to be within 1MB of each other.

This makes it mostly interesting for embedded applications where we want to fit
as much as we can in as small a space as possible.

Differential Revision: https://reviews.llvm.org/D49673

llvm-svn: 340397
2018-08-22 11:31:39 +00:00
..
GlobalISel Revert "Revert rr340111 "[GISel]: Add Legalization/lowering code for bit counting operations"" 2018-08-21 17:30:31 +00:00
CodeGenCWrappers.h [AArch64] Add Tiny Code Model for AArch64 2018-08-22 11:31:39 +00:00
GenericOpcodes.td Revert "Revert r339977: [GISel]: Add Opcodes for a few LLVM Intrinsics" 2018-08-20 18:43:19 +00:00
Target.td [WebAssembly] Add isEHScopeReturn instruction property 2018-08-21 19:44:11 +00:00
TargetCallingConv.td Remove trailing space 2018-07-30 19:41:25 +00:00
TargetInstrPredicate.td [Tablegen][MCInstPredicate] Removed redundant template argument from class TIIPredicate, and implemented verification rules for TIIPredicates. 2018-08-14 18:36:54 +00:00
TargetIntrinsicInfo.h GlobalISel: support translation of intrinsic calls. 2016-07-29 22:32:36 +00:00
TargetItinerary.td [NFC] Fix comment of class InstrStage 2018-02-12 15:02:49 +00:00
TargetLoweringObjectFile.h [MC] Move EH DWARF encodings from MC to CodeGen, NFC 2018-08-09 22:24:04 +00:00
TargetMachine.h [CodeGen] Fix inconsistent declaration parameter name 2018-07-16 18:51:40 +00:00
TargetOptions.h CodeGen: Add a target option for emitting .addrsig directives for all address-significant symbols. 2018-07-17 22:40:08 +00:00
TargetSchedule.td [Tablegen][SubtargetEmitter] Improve expansion of predicates of a variant scheduling class. 2018-08-13 11:09:04 +00:00
TargetSelectionDAG.td [SelectionDAG][X86][SystemZ] Add a generic nonvolatile_store/nonvolatile_load pattern fragment in TargetSelectionDAG.td 2018-08-07 17:34:59 +00:00