1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
llvm-mirror/lib/Target/NVPTX
Artem Belevich 0226799a56 [NVPTX, CUDA] Add .and.popc variant of the b1 MMA instruction.
That should allow clang to compile mma.h from CUDA-11.3.

Differential Revision: https://reviews.llvm.org/D105384
2021-07-15 12:02:09 -07:00
..
MCTargetDesc [MC] Untangle MCContext and MCObjectFileInfo 2021-05-05 10:03:02 -07:00
TargetInfo llvmbuildectomy - replace llvm-build by plain cmake 2020-11-13 10:35:24 +01:00
cl_common_defines.h
CMakeLists.txt [NVPTX] Enable lowering of atomics on local memory 2021-04-26 20:12:12 -04:00
ManagedStringPool.h
NVPTX.h [NewPM][NVPTX] Port NVPTX opt passes 2021-01-07 15:12:35 -08:00
NVPTX.td [CUDA, NVPTX] Allow targeting sm_86 GPUs. 2021-02-09 11:01:10 -08:00
NVPTXAllocaHoisting.cpp
NVPTXAllocaHoisting.h
NVPTXAsmPrinter.cpp Do not construct std::string from nullptr 2020-11-05 15:23:26 -08:00
NVPTXAsmPrinter.h
NVPTXAssignValidGlobalNames.cpp
NVPTXAtomicLower.cpp [NVPTX] Enable lowering of atomics on local memory 2021-04-26 20:12:12 -04:00
NVPTXAtomicLower.h [NVPTX] Enable lowering of atomics on local memory 2021-04-26 20:12:12 -04:00
NVPTXFrameLowering.cpp [SVE] Return StackOffset for TargetFrameLowering::getFrameIndexReference. 2020-11-05 11:02:18 +00:00
NVPTXFrameLowering.h [SVE] Return StackOffset for TargetFrameLowering::getFrameIndexReference. 2020-11-05 11:02:18 +00:00
NVPTXGenericToNVVM.cpp
NVPTXImageOptimizer.cpp
NVPTXInstrFormats.td [NVPTX] [TableGen] Use new features of TableGen to simplify and clarify. 2020-11-06 09:20:19 -05:00
NVPTXInstrInfo.cpp
NVPTXInstrInfo.h
NVPTXInstrInfo.td [NVPTX, CUDA] Add .and.popc variant of the b1 MMA instruction. 2021-07-15 12:02:09 -07:00
NVPTXIntrinsics.td [NVPTX, CUDA] Add .and.popc variant of the b1 MMA instruction. 2021-07-15 12:02:09 -07:00
NVPTXISelDAGToDAG.cpp Rename MachineMemOperand::getOrdering -> getSuccessOrdering. 2021-06-21 16:49:27 -07:00
NVPTXISelDAGToDAG.h
NVPTXISelLowering.cpp [Clang][NVPTX] Add NVPTX intrinsics and builtins for CUDA PTX 6.5 and 7.0 WMMA and MMA instructions 2021-06-29 15:44:07 -07:00
NVPTXISelLowering.h [llvm][nvptx] add atomicity to counter in ISelLowering 2021-01-19 10:20:20 +01:00
NVPTXLowerAggrCopies.cpp
NVPTXLowerAggrCopies.h Update the file headers across all of the LLVM projects in the monorepo 2019-01-19 08:50:56 +00:00
NVPTXLowerAlloca.cpp [OpaquePtr] Use AllocaInst::getAllocatedType() 2021-07-13 09:34:33 -07:00
NVPTXLowerArgs.cpp [NVPTX] Pass explicit GEP type (NFC) 2021-07-08 21:21:43 +02:00
NVPTXMachineFunctionInfo.h
NVPTXMCExpr.cpp
NVPTXMCExpr.h
NVPTXPeephole.cpp Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Register as started by r367614. NFC 2019-08-01 23:27:28 +00:00
NVPTXPrologEpilogPass.cpp [NFC][CodeGen] Tidy up TargetRegisterInfo stack realignment functions 2021-03-30 17:31:39 +01:00
NVPTXProxyRegErasure.cpp
NVPTXRegisterInfo.cpp
NVPTXRegisterInfo.h
NVPTXRegisterInfo.td [NVPTX] [TableGen] Use new features of TableGen to simplify and clarify. 2020-11-06 09:20:19 -05:00
NVPTXReplaceImageHandles.cpp
NVPTXSubtarget.cpp [X86][MC][Target] Initial backend support a tune CPU to support -mtune 2020-08-14 15:31:50 -07:00
NVPTXSubtarget.h [X86][MC][Target] Initial backend support a tune CPU to support -mtune 2020-08-14 15:31:50 -07:00
NVPTXTargetMachine.cpp [NewPM] Hide pass manager debug logging behind -debug-pass-manager-verbose 2021-05-07 21:51:47 -07:00
NVPTXTargetMachine.h [NewPM] Hide pass manager debug logging behind -debug-pass-manager-verbose 2021-05-07 21:51:47 -07:00
NVPTXTargetObjectFile.h
NVPTXTargetTransformInfo.cpp [TTI] NFC: Change getTypeLegalizationCost to return InstructionCost. 2021-04-30 22:51:51 +03:00
NVPTXTargetTransformInfo.h [TTI] NFC: Change getArithmeticInstrCost to return InstructionCost 2021-04-14 17:20:36 +01:00
NVPTXUtilities.cpp
NVPTXUtilities.h
NVVMIntrRange.cpp [NewPM][NVPTX] Port NVPTX opt passes 2021-01-07 15:12:35 -08:00
NVVMReflect.cpp [NewPM][NVPTX] Port NVPTX opt passes 2021-01-07 15:12:35 -08:00