mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
4bf7d5872e
Upgrade of the IR text tests should be the only thing blocking making typed byval mandatory. Partially done through regex and partially manual.
16 lines
417 B
LLVM
16 lines
417 B
LLVM
; RUN: not llc -march=hexagon < %s 2>&1 | FileCheck %s
|
|
|
|
; CHECK: error: Don't know how to handle indirect register inputs yet for constraint 'r'
|
|
|
|
%s.0 = type { i8*, i32, %s.1 }
|
|
%s.1 = type { %s.2 }
|
|
%s.2 = type { i32, i8* }
|
|
|
|
define void @f0(%s.0* byval(%s.0) align 8 %a0) {
|
|
b0:
|
|
call void asm sideeffect ".weak OFFSET_0;jump ##(OFFSET_0 + 0x14c15f0)", "*r"(%s.0* nonnull %a0), !srcloc !0
|
|
ret void
|
|
}
|
|
|
|
!0 = !{i32 10}
|