| .. |
|
alternate-shuffle-cost.ll
|
[CostModel][X86] Updated vXi8 and vXi16 Reverse/Alternate shuffle costs
|
2017-01-04 14:01:33 +00:00 |
|
arith-fp.ll
|
[AVX-512] Support FCOPYSIGN for v16f32 and v8f64
|
2016-11-18 02:25:34 +00:00 |
|
arith.ll
|
[CostModel][X86] Include the cost of 256-bit upper subvector extract/insertion in AVX1 v4i64 MUL
|
2017-01-05 18:20:25 +00:00 |
|
bitreverse.ll
|
|
|
|
bswap.ll
|
|
|
|
cast.ll
|
|
|
|
cmp.ll
|
|
|
|
ctbits-cost.ll
|
[VectorLegalizer] Expansion of CTLZ using CTPOP when possible
|
2016-11-08 14:10:28 +00:00 |
|
div.ll
|
[CostModel][X86] Fixed AVX1/AVX512 sdiv/udiv uniformconst costs for 256/512 bit integer vectors
|
2016-10-20 18:00:35 +00:00 |
|
fptosi.ll
|
[X86][AVX512] Add support for v2i64 fptosi/fptoui/sitofp/uitofp on AVX512DQ-only targets
|
2016-11-24 14:46:55 +00:00 |
|
fptoui.ll
|
[X86][AVX512] Add support for v2i64 fptosi/fptoui/sitofp/uitofp on AVX512DQ-only targets
|
2016-11-24 14:46:55 +00:00 |
|
gep.ll
|
|
|
|
i32.ll
|
|
|
|
insert-extract-at-zero.ll
|
|
|
|
interleave-load-i32.ll
|
AVX-512 Loop Vectorizer: Cost calculation for interleave load/store patterns.
|
2017-01-02 10:37:52 +00:00 |
|
interleave-store-i32.ll
|
AVX-512 Loop Vectorizer: Cost calculation for interleave load/store patterns.
|
2017-01-02 10:37:52 +00:00 |
|
intrinsic-cost.ll
|
|
|
|
lit.local.cfg
|
|
|
|
load_store.ll
|
|
|
|
loop_v2.ll
|
|
|
|
masked-intrinsic-cost.ll
|
|
|
|
reduction.ll
|
[SLP] Fixed cost model for horizontal reduction.
|
2016-12-01 18:42:42 +00:00 |
|
rem.ll
|
[CostModel][X86] Added tests for current integer signed/unsigned remainder costs
|
2016-10-23 18:35:02 +00:00 |
|
scalarize.ll
|
|
|
|
shuffle-broadcast.ll
|
[CostModel][X86] Add support for broadcast shuffle costs
|
2017-01-05 15:56:08 +00:00 |
|
shuffle-reverse.ll
|
[X86][AVX512] Use lowerShuffleAsRepeatedMaskAndLanePermute for non-VBMI v64i8 shuffles (PR31470)
|
2017-01-07 15:37:50 +00:00 |
|
shuffle-single-src.ll
|
AVX-512 Loop Vectorizer: Cost calculation for interleave load/store patterns.
|
2017-01-02 10:37:52 +00:00 |
|
shuffle-two-src.ll
|
AVX-512 Loop Vectorizer: Cost calculation for interleave load/store patterns.
|
2017-01-02 10:37:52 +00:00 |
|
sitofp.ll
|
[X86][AVX512] Add support for v2i64 fptosi/fptoui/sitofp/uitofp on AVX512DQ-only targets
|
2016-11-24 14:46:55 +00:00 |
|
slm-arith-costs.ll
|
[X86] updating TTI costs for arithmetic instructions on X86\SLM arch.
|
2017-01-11 08:23:37 +00:00 |
|
sse-itoi.ll
|
|
|
|
strided-load-i8.ll
|
Fix line endings
|
2017-01-11 10:25:31 +00:00 |
|
strided-load-i16.ll
|
Fix line endings
|
2017-01-11 10:25:31 +00:00 |
|
strided-load-i32.ll
|
Fix line endings
|
2017-01-11 10:25:31 +00:00 |
|
strided-load-i64.ll
|
Fix line endings
|
2017-01-11 10:25:31 +00:00 |
|
testshiftashr.ll
|
|
|
|
testshiftlshr.ll
|
[CostModel][X86] Fixed vXi8 uniform shift costs.
|
2017-01-08 14:14:36 +00:00 |
|
testshiftshl.ll
|
[CostModel][X86] Fixed vXi8 uniform shift costs.
|
2017-01-08 14:14:36 +00:00 |
|
tiny.ll
|
|
|
|
trunc.ll
|
[CostModel][X86] Added tests for current integer trunc costs
|
2016-10-23 15:17:52 +00:00 |
|
uitofp.ll
|
[CostModel][X86] Updated sitofp/uitofp scalar/vector cost tests
|
2016-11-22 18:55:49 +00:00 |
|
uniformshift.ll
|
|
|
|
vdiv-cost.ll
|
[CostModel][X86] Fix 512-bit SDIV/UDIV 'big' costs.
|
2017-01-06 11:12:53 +00:00 |
|
vector_gep.ll
|
|
|
|
vectorized-loop.ll
|
|
|
|
vselect-cost.ll
|
|
|
|
vshift-ashr-cost.ll
|
[CostModel][X86] Fix AVX512BW vector shift costs for vXi16 types
|
2017-01-15 20:44:00 +00:00 |
|
vshift-lshr-cost.ll
|
[CostModel][X86] Fix AVX512BW vector shift costs for vXi16 types
|
2017-01-15 20:44:00 +00:00 |
|
vshift-shl-cost.ll
|
[CostModel][X86] Fix AVX512BW vector shift costs for vXi16 types
|
2017-01-15 20:44:00 +00:00 |
8a670cd3d1